commit | c16307dd69e87ee2c6e3179488ff7aee5d1b2c42 | [log] [tgz] |
---|---|---|
author | Alex Van Damme <atv@google.com> | Mon Aug 04 13:44:21 2025 -0700 |
committer | Alex Van Damme <atv@google.com> | Thu Aug 07 10:43:31 2025 -0700 |
tree | b17380cfa25d46fd0dbeff3b407d9d8046a566ac | |
parent | 59bb2dda94bb558c3636f6e2a5a4e88af2403554 [diff] |
feat(fpga): Add Kelvin SoC top-level and build infrastructure Change-Id: I93885002bc8675f17f62d75440fa39ece7ddc3e0
Kelvin is a RISC-V32IM core with a custom instruction set.
More information on the design can be found in the overview.
Kelvin uses bazel as it's build system. The Verilated simulator for Kelvin can be generated using:
bazel build //tests/verilator_sim:core_sim
The verilog source for the Kelvin core can be generated using:
bazel build //hdl/chisel/src/kelvin:core_cc_library_emit_verilog
Verilog source for the Matcha SoC can be generated using:
bazel clean --expunge # To generate the ToT sha bazel build //hdl/chisel:matcha_kelvin_verilog