Google Git
Sign in
opensecura / hw / kelvin / 9eaf5f18d5066408c4d93fedbfe32104fad4ead0
commit9eaf5f18d5066408c4d93fedbfe32104fad4ead0[log] [tgz]
authorAlex Van Damme <atv@google.com>Mon Aug 18 10:28:58 2025 -0700
committerAlex Van Damme <atv@google.com>Mon Aug 18 10:28:58 2025 -0700
tree54b0801c50f1a1d4209c10b76318ececd4d5ee98
parentd0b475aae98f268362652ff3de95d68bae8e7f5c [diff]
Remove extra vd from RvvCompressedInstruction

- We don't need this extra field, simply extract the low bits from
  `bits` when needed.

Change-Id: I5f19f3588a52f0616425cd6ed0b9e7eb9fb10b14
3 files changed
tree: 54b0801c50f1a1d4209c10b76318ececd4d5ee98
  1. doc/
  2. examples/
  3. external/
  4. fpga/
  5. hdl/
  6. hw_sim/
  7. kelvin_test_utils/
  8. lib/
  9. platforms/
  10. rules/
  11. tests/
  12. third_party/
  13. toolchain/
  14. utils/
  15. .bazelrc
  16. .bazelversion
  17. .gitignore
  18. CONTRIBUTING.md
  19. LICENSE
  20. PREUPLOAD.cfg
  21. README.md
  22. WORKSPACE
README.md

Kelvin

Kelvin is a RISC-V32IM core with a custom instruction set.

Kelvin block diagram

More information on the design can be found in the overview.

Getting Started

  • If you are hardware engineer looking to integrate Kelvin into your design, check out our integration guide.
  • If you are a software engineer looking to write code for Kelvin, start with this tutorial.

Building

Kelvin uses bazel as it's build system. The Verilated simulator for Kelvin can be generated using:

bazel build //tests/verilator_sim:core_sim

The verilog source for the Kelvin core can be generated using:

bazel build //hdl/chisel/src/kelvin:core_cc_library_emit_verilog

Verilog source for the Matcha SoC can be generated using:

bazel clean --expunge  # To generate the ToT sha
bazel build //hdl/chisel:matcha_kelvin_verilog