commit | c0600ce66c09cd536a49d88eb3cb1aaf788dcbc8 | [log] [tgz] |
---|---|---|
author | pu.wang <pu.wang@verisilicon.com> | Mon Jul 14 14:48:32 2025 +0800 |
committer | Derek Chow <derekjchow@google.com> | Tue Aug 05 10:49:42 2025 -0700 |
tree | 501084a12115d95d294bdd8abfd117c5872ead2e | |
parent | 150b1ae6e6718e363331ea498e45bd7b1f529231 [diff] |
update backend exclusion files Change-Id: I339fadbd71cb3de50c74d570e20391e0b28327c2
Kelvin is a RISC-V32IM core with a custom instruction set.
More information on the design can be found in the overview.
Kelvin uses bazel as it's build system. The Verilated simulator for Kelvin can be generated using:
bazel build //tests/verilator_sim:core_sim
The verilog source for the Kelvin core can be generated using:
bazel build //hdl/chisel/src/kelvin:core_cc_library_emit_verilog
Verilog source for the Matcha SoC can be generated using:
bazel clean --expunge # To generate the ToT sha bazel build //hdl/chisel:matcha_kelvin_verilog