commit | 19eeec6dc2f1f82d98fcfc1612bdd9b99babaa93 | [log] [tgz] |
---|---|---|
author | David Gao <davidgao@google.com> | Mon Sep 15 22:33:20 2025 +0000 |
committer | David Gao <davidgao@google.com> | Wed Sep 17 13:34:38 2025 -0700 |
tree | 50e7fd0d62cc0a6193ecd82b6e7913145e09e859 | |
parent | 5ae968951d90f9dbb654509853c3e8b8afd635b3 [diff] |
Add segmented store8 tests seg 2 to seg 8. m2 and m4 currently fail. Change-Id: I8ab3dee832de91651b949bb8763b47066a20fe8a
Kelvin is a RISC-V32IM core with a custom instruction set.
More information on the design can be found in the overview.
Kelvin uses bazel as it's build system. The Verilated simulator for Kelvin can be generated using:
bazel build //tests/verilator_sim:core_sim
The verilog source for the Kelvin core can be generated using:
bazel build //hdl/chisel/src/kelvin:core_cc_library_emit_verilog
Verilog source for the Matcha SoC can be generated using:
bazel clean --expunge # To generate the ToT sha bazel build //hdl/chisel:matcha_kelvin_verilog