Sign in
opensecura
/
3p
/
sel4
/
util_libs
/
cfaf91d7ff80fec5ed7069e81678e23a2c3d5050
/
.
/
libplatsupport
/
src
/
plat
/
zynq7000
/
src.h
blob: d6d9c851469a0e2916f61b675d90d90c59faed5a [
file
] [
log
] [
blame
]
/*
* Copyright 2017, Data61, CSIRO (ABN 41 687 119 230)
*
* SPDX-License-Identifier: BSD-2-Clause
*/
#include
<platsupport/src.h>
void
*
reset_controller_get_clock_regs
(
src_dev_t
*
dev
);