Google Git
Sign in
opensecura / 3p / lowrisc / opentitan / 8aa59e34d681267827a5b1e2420c02407bb120b0 / . / hw / _index.md
blob: e6fb5b2fdaf8678ef49cba95a974dd40967c752a [file] [log] [blame] [view]
Srikrishna Iyerd1f896e2020-03-05 13:52:40 -0800[diff] [blame]1---
Miguel Osorio44882ad2022-07-21 20:04:39 -0700[diff] [blame]2title: "Hardware"
Tobias Wölfelc75c5a12020-09-23 13:12:07 +0200[diff] [blame]3aliases: [/doc/project/hw_dashboard/]
Srikrishna Iyerd1f896e2020-03-05 13:52:40 -0800[diff] [blame]4---
Garret Kelly9eebde02019-10-22 15:36:49 -0400[diff] [blame]5
Srikrishna Iyerd1f896e2020-03-05 13:52:40 -0800[diff] [blame]6This page serves as the landing spot for all hardware development within the OpenTitan project.
Garret Kelly9eebde02019-10-22 15:36:49 -0400[diff] [blame]7
Srikrishna Iyer84dac532020-04-02 21:45:21 -0700[diff] [blame]8We start off by providing links to the [results of various tool-flows](#results-of-toolflows) run on all of our [Comportable]({{< relref "doc/rm/comportability_specification" >}}) IPs.
Srikrishna Iyerd1f896e2020-03-05 13:52:40 -0800[diff] [blame]9This includes DV simulations, FPV and lint, all of which are run with the `dvsim` tool which serves as the common frontend.
Garret Kelly9eebde02019-10-22 15:36:49 -0400[diff] [blame]10
Rasmus Madsenc0b7bd12020-12-09 17:58:10 +0100[diff] [blame]11The [Comportable IPs](#comportable-ips) following it provides links to their design specifications and DV documents, and tracks their current stage of development.
Sam Elliott2061d8b2020-04-20 19:56:54 +0100[diff] [blame]12See the [Hardware Development Stages]({{< relref "/doc/project/development_stages.md" >}}) for description of the hardware stages and how they are determined.
Garret Kelly9eebde02019-10-22 15:36:49 -0400[diff] [blame]13
Rasmus Madsenc0b7bd12020-12-09 17:58:10 +0100[diff] [blame]14Next, we focus on all available [processor cores](#processor-cores) and provide links to their design specifications, DV documents and the DV simulation results.
Garret Kelly9eebde02019-10-22 15:36:49 -0400[diff] [blame]15
Michael Schaffnerc6a47e52020-04-06 16:35:32 -0700[diff] [blame]16Finally, we provide the same set of information for all available [top level designs](#top-level-designs), including an additional dashboard with preliminary synthesis results for some of these designs.
Garret Kelly9eebde02019-10-22 15:36:49 -0400[diff] [blame]17
Garret Kelly9eebde02019-10-22 15:36:49 -0400[diff] [blame]18
Srikrishna Iyerd1f896e2020-03-05 13:52:40 -0800[diff] [blame]19## Results of tool-flows
20
Michael Schaffner18f8ede2022-08-16 14:44:02 -0700[diff] [blame]21* [DV simulation summary results, with coverage (nightly)](https://reports.opentitan.org/hw/top_earlgrey/dv/summary/latest/report.html)
22* [FPV summary results (nightly)](https://reports.opentitan.org/hw/top_earlgrey/formal/summary/latest/report.html)
23* [AscentLint summary results (nightly)](https://reports.opentitan.org/hw/top_earlgrey/lint/ascentlint/summary/latest/report.html)
24* [Verilator lint summary results (nightly)](https://reports.opentitan.org/hw/top_earlgrey/lint/verilator/summary/latest/report.html)
25* [Style lint summary results (nightly)](https://reports.opentitan.org/hw/top_earlgrey/lint/veriblelint/summary/latest/report.html)
26* [DV Style lint summary results (nightly)](https://reports.opentitan.org/hw/top_earlgrey/dv/lint/veriblelint/summary/latest/report.html)
27* [FPV Style lint summary results (nightly)](https://reports.opentitan.org/hw/top_earlgrey/fpv/lint/veriblelint/summary/latest/report.html)
Srikrishna Iyerd1f896e2020-03-05 13:52:40 -0800[diff] [blame]28
29## Comportable IPs
30
Philipp Wagner8171ede2021-03-15 21:47:01 +0000[diff] [blame]31{{< dashboard "comportable" >}}
Srikrishna Iyerd1f896e2020-03-05 13:52:40 -0800[diff] [blame]32
33## Processor cores
34
35* `core_ibex`
36 * [User manual](https://ibex-core.readthedocs.io/en/latest)
Srikrishna Iyereab29d12021-08-13 16:01:20 -0700[diff] [blame]37 * [DV document](https://ibex-core.readthedocs.io/en/latest/03_reference/verification.html)
Srikrishna Iyerd1f896e2020-03-05 13:52:40 -0800[diff] [blame]38 * DV simulation results, with coverage (nightly) (TBD)
39
Michael Schaffner18f8ede2022-08-16 14:44:02 -0700[diff] [blame]40## Earl Grey chip-level results
Srikrishna Iyerd1f896e2020-03-05 13:52:40 -0800[diff] [blame]41
Michael Schaffner18f8ede2022-08-16 14:44:02 -0700[diff] [blame]42* [Datasheet]({{< relref "hw/top_earlgrey/doc" >}})
43* [Specification]({{< relref "hw/top_earlgrey/doc/design" >}})
44* [DV Document]({{< relref "hw/top_earlgrey/doc/dv" >}})
45* [DV simulation results, with coverage (nightly)](https://reports.opentitan.org/hw/top_earlgrey/dv/latest/report.html)
46* [Connectivity results (nightly)](https://reports.opentitan.org/hw/top_earlgrey/conn/jaspergold/latest/report.html)
47* [AscentLint results (nightly)](https://reports.opentitan.org/hw/top_earlgrey/lint/ascentlint/latest/report.html)
48* [Verilator lint results (nightly)](https://reports.opentitan.org/hw/top_earlgrey/lint/verilator/latest/report.html)
49* [Style lint results (nightly)](https://reports.opentitan.org/hw/top_earlgrey/lint/veriblelint/latest/report.html)
50* [DV Style lint results (nightly)](https://reports.opentitan.org/hw/top_earlgrey/dv/lint/veriblelint/latest/report.html)
51* [Synthesis results (nightly)](https://reports.opentitan.org/hw/top_earlgrey/syn/latest/report.html)
52* [CDC results (nightly)](https://reports.opentitan.org/hw/top_earlgrey/cdc/latest/report.html)
Philipp Wagnercb8c5032021-03-15 21:48:19 +0000[diff] [blame]53
54### Earl Grey-specific comportable IPs
55
56{{< dashboard "top_earlgrey" >}}
Tobias Wölfel8930a282020-06-09 14:45:53 +0200[diff] [blame]57
58## Hardware documentation overview
59
60{{% sectionContent %}}