Google Git
Sign in
opensecura / 3p / lowrisc / opentitan / 54a0bba8b17488bb832efe568d678e48a4359149 / . / util / uvmdvgen / checklist.md.tpl
blob: 4f7bf23fc1bfef8b4da0ed0c26fc385923dccc3d [file] [log] [blame]
Eunchan Kimcce72b62019-10-28 23:23:40 -0700[diff] [blame]1---
2title: "${name.upper()} Checklist"
3---
4
Srikrishna Iyerd1f896e2020-03-05 13:52:40 -0800[diff] [blame]5<!--
6NOTE: This is a template checklist document that is required to be copied over to the 'doc'
7directory for a new design that transitions from L0 (Specification) to L1 (Development)
8stage, and updated as needed. Once done, please remove this comment before checking it in.
9-->
Sam Elliott2061d8b2020-04-20 19:56:54 +0100[diff] [blame]10This checklist is for [Hardware Stage]({{< relref "/doc/project/development_stages.md" >}}) transitions for the [${name.upper()} peripheral.]({{< relref "hw/ip/${name}/doc" >}})
Scott Johnson8573fa22019-11-01 14:49:56 -0700[diff] [blame]11All checklist items refer to the content in the [Checklist.]({{< relref "/doc/project/checklist.md" >}})
Eunchan Kimcce72b62019-10-28 23:23:40 -0700[diff] [blame]12
Philipp Wagner1d9fc212020-09-17 10:48:36 +0100[diff] [blame]13<%text>## Design Checklist</%text>
Eunchan Kimcce72b62019-10-28 23:23:40 -0700[diff] [blame]14
Philipp Wagner1d9fc212020-09-17 10:48:36 +0100[diff] [blame]15<%text>### D1</%text>
Eunchan Kimcce72b62019-10-28 23:23:40 -0700[diff] [blame]16
17Type | Item | Resolution | Note/Collaterals
18--------------|-----------------------|-------------|------------------
Pirmin Vogel4fc23302020-03-13 12:12:15 +0100[diff] [blame]19Documentation | [SPEC_COMPLETE][] | Not Started | [${name.upper()} Design Spec]({{<relref "hw/ip/${name}/doc" >}})
Eunchan Kimcce72b62019-10-28 23:23:40 -0700[diff] [blame]20Documentation | [CSR_DEFINED][] | Not Started |
21RTL | [CLKRST_CONNECTED][] | Not Started |
22RTL | [IP_TOP][] | Not Started |
Eunchan Kime87d5b12019-11-07 16:51:55 -0800[diff] [blame]23RTL | [IP_INSTANTIABLE][] | Not Started |
Eunchan Kimcce72b62019-10-28 23:23:40 -0700[diff] [blame]24RTL | [MEM_INSTANCED_80][] | Not Started |
25RTL | [FUNC_IMPLEMENTED][] | Not Started |
26RTL | [ASSERT_KNOWN_ADDED][]| Not Started |
27Code Quality | [LINT_SETUP][] | Not Started |
Eunchan Kimcce72b62019-10-28 23:23:40 -0700[diff] [blame]28Review | Reviewer(s) | Not Started |
29Review | Signoff date | Not Started |
30
Scott Johnson8573fa22019-11-01 14:49:56 -0700[diff] [blame]31[SPEC_COMPLETE]: {{<relref "/doc/project/checklist.md#spec-complete" >}}
32[CSR_DEFINED]: {{<relref "/doc/project/checklist.md#csr-defined" >}}
33[CLKRST_CONNECTED]: {{<relref "/doc/project/checklist.md#clkrst-connected" >}}
34[IP_TOP]: {{<relref "/doc/project/checklist.md#ip-top" >}}
Eunchan Kime87d5b12019-11-07 16:51:55 -0800[diff] [blame]35[IP_INSTANTIABLE]: {{<relref "/doc/project/checklist.md#ip-instantiable" >}}
Scott Johnson8573fa22019-11-01 14:49:56 -0700[diff] [blame]36[MEM_INSTANCED_80]: {{<relref "/doc/project/checklist.md#mem-instanced-80" >}}
37[FUNC_IMPLEMENTED]: {{<relref "/doc/project/checklist.md#func-implemented" >}}
38[ASSERT_KNOWN_ADDED]: {{<relref "/doc/project/checklist.md#assert-known-added" >}}
39[LINT_SETUP]: {{<relref "/doc/project/checklist.md#lint-setup" >}}
Eunchan Kimcce72b62019-10-28 23:23:40 -0700[diff] [blame]40
Philipp Wagner1d9fc212020-09-17 10:48:36 +0100[diff] [blame]41<%text>### D2</%text>
Eunchan Kimcce72b62019-10-28 23:23:40 -0700[diff] [blame]42
43Type | Item | Resolution | Note/Collaterals
44--------------|-------------------------|-------------|------------------
Scott Johnson8573fa22019-11-01 14:49:56 -0700[diff] [blame]45Documentation | [NEW_FEATURES][] | Not Started |
Eunchan Kimcce72b62019-10-28 23:23:40 -0700[diff] [blame]46Documentation | [BLOCK_DIAGRAM][] | Not Started |
47Documentation | [DOC_INTERFACE][] | Not Started |
48Documentation | [MISSING_FUNC][] | Not Started |
49Documentation | [FEATURE_FROZEN][] | Not Started |
50RTL | [FEATURE_COMPLETE][] | Not Started |
51RTL | [AREA_SANITY_CHECK][] | Not Started |
52RTL | [PORT_FROZEN][] | Not Started |
53RTL | [ARCHITECTURE_FROZEN][] | Not Started |
54RTL | [REVIEW_TODO][] | Not Started |
55RTL | [STYLE_X][] | Not Started |
56Code Quality | [LINT_PASS][] | Not Started |
57Code Quality | [CDC_SETUP][] | Not Started |
58Code Quality | [FPGA_TIMING][] | Not Started |
59Code Quality | [CDC_SYNCMACRO][] | Not Started |
Scott Johnsonbd8a6902020-06-24 09:12:42 -0700[diff] [blame]60Security | [SEC_CM_IMPLEMENTED][] | Not Started |
61Security | [SEC_NON_RESET_FLOPS][] | Not Started |
62Security | [SEC_SHADOW_REGS][] | Not Started |
Eunchan Kimcce72b62019-10-28 23:23:40 -0700[diff] [blame]63Review | Reviewer(s) | Not Started |
64Review | Signoff date | Not Started |
65
Scott Johnson8573fa22019-11-01 14:49:56 -0700[diff] [blame]66[NEW_FEATURES]: {{<relref "/doc/project/checklist.md#new-features" >}}
67[BLOCK_DIAGRAM]: {{<relref "/doc/project/checklist.md#block-diagram" >}}
68[DOC_INTERFACE]: {{<relref "/doc/project/checklist.md#doc-interface" >}}
69[MISSING_FUNC]: {{<relref "/doc/project/checklist.md#missing-func" >}}
70[FEATURE_FROZEN]: {{<relref "/doc/project/checklist.md#feature-frozen" >}}
71[FEATURE_COMPLETE]: {{<relref "/doc/project/checklist.md#feature-complete" >}}
72[AREA_SANITY_CHECK]: {{<relref "/doc/project/checklist.md#area-sanity-check" >}}
Scott Johnson8573fa22019-11-01 14:49:56 -0700[diff] [blame]73[PORT_FROZEN]: {{<relref "/doc/project/checklist.md#port-frozen" >}}
74[ARCHITECTURE_FROZEN]: {{<relref "/doc/project/checklist.md#architecture-frozen" >}}
75[REVIEW_TODO]: {{<relref "/doc/project/checklist.md#review-todo" >}}
76[STYLE_X]: {{<relref "/doc/project/checklist.md#style-x" >}}
Scott Johnson8573fa22019-11-01 14:49:56 -0700[diff] [blame]77[LINT_PASS]: {{<relref "/doc/project/checklist.md#lint-pass" >}}
78[CDC_SETUP]: {{<relref "/doc/project/checklist.md#cdc-setup" >}}
Scott Johnson8573fa22019-11-01 14:49:56 -0700[diff] [blame]79[FPGA_TIMING]: {{<relref "/doc/project/checklist.md#fpga-timing" >}}
Scott Johnsonbd8a6902020-06-24 09:12:42 -0700[diff] [blame]80[CDC_SYNCMACRO]: {{<relref "/doc/project/checklist.md#cdc-syncmacro" >}}
81[SEC_CM_IMPLEMENTED]: {{<relref "/doc/project/checklist.md#sec-cm-implemented" >}}
82[SEC_NON_RESET_FLOPS]: {{<relref "/doc/project/checklist.md#sec-non-reset-flops" >}}
83[SEC_SHADOW_REGS]: {{<relref "/doc/project/checklist.md#sec-shadow-regs" >}}
Eunchan Kimcce72b62019-10-28 23:23:40 -0700[diff] [blame]84
Philipp Wagner1d9fc212020-09-17 10:48:36 +0100[diff] [blame]85<%text>### D3</%text>
Eunchan Kimcce72b62019-10-28 23:23:40 -0700[diff] [blame]86
87 Type | Item | Resolution | Note/Collaterals
88--------------|-------------------------|-------------|------------------
89Documentation | [NEW_FEATURES_D3][] | Not Started |
90RTL | [TODO_COMPLETE][] | Not Started |
91Code Quality | [LINT_COMPLETE][] | Not Started |
92Code Quality | [CDC_COMPLETE][] | Not Started |
93Review | [REVIEW_RTL][] | Not Started |
94Review | [REVIEW_DELETED_FF][] | Not Started |
95Review | [REVIEW_SW_CSR][] | Not Started |
96Review | [REVIEW_SW_FATAL_ERR][] | Not Started |
97Review | [REVIEW_SW_CHANGE][] | Not Started |
98Review | [REVIEW_SW_ERRATA][] | Not Started |
Eunchan Kimcce72b62019-10-28 23:23:40 -0700[diff] [blame]99Review | Reviewer(s) | Not Started |
100Review | Signoff date | Not Started |
101
Scott Johnson8573fa22019-11-01 14:49:56 -0700[diff] [blame]102[NEW_FEATURES_D3]: {{<relref "/doc/project/checklist.md#new-features-d3" >}}
103[TODO_COMPLETE]: {{<relref "/doc/project/checklist.md#todo-complete" >}}
104[LINT_COMPLETE]: {{<relref "/doc/project/checklist.md#lint-complete" >}}
105[CDC_COMPLETE]: {{<relref "/doc/project/checklist.md#cdc-complete" >}}
106[REVIEW_RTL]: {{<relref "/doc/project/checklist.md#review-rtl" >}}
107[REVIEW_DBG]: {{<relref "/doc/project/checklist.md#review-dbg" >}}
108[REVIEW_DELETED_FF]: {{<relref "/doc/project/checklist.md#review-deleted-ff" >}}
109[REVIEW_SW_CSR]: {{<relref "/doc/project/checklist.md#review-sw-csr" >}}
110[REVIEW_SW_FATAL_ERR]: {{<relref "/doc/project/checklist.md#review-sw-fatal-err" >}}
111[REVIEW_SW_CHANGE]: {{<relref "/doc/project/checklist.md#review-sw-change" >}}
112[REVIEW_SW_ERRATA]: {{<relref "/doc/project/checklist.md#review-sw-errata" >}}
Eunchan Kimcce72b62019-10-28 23:23:40 -0700[diff] [blame]113
Philipp Wagner1d9fc212020-09-17 10:48:36 +0100[diff] [blame]114<%text>## Verification Checklist</%text>
Eunchan Kimcce72b62019-10-28 23:23:40 -0700[diff] [blame]115
Philipp Wagner1d9fc212020-09-17 10:48:36 +0100[diff] [blame]116<%text>### V1</%text>
Eunchan Kimcce72b62019-10-28 23:23:40 -0700[diff] [blame]117
118 Type | Item | Resolution | Note/Collaterals
119--------------|---------------------------------------|-------------|------------------
Pirmin Vogel4fc23302020-03-13 12:12:15 +0100[diff] [blame]120Documentation | [DV_PLAN_DRAFT_COMPLETED][] | Not Started | [${name.upper()} DV Plan]({{<relref "hw/ip/${name}/doc/dv_plan" >}})
121Documentation | [TESTPLAN_COMPLETED][] | Not Started | [${name.upper()} Testplan]({{<relref "hw/ip/${name}/doc/dv_plan/index.md#testplan" >}})
Eunchan Kimcce72b62019-10-28 23:23:40 -0700[diff] [blame]122Testbench | [TB_TOP_CREATED][] | Not Started |
123Testbench | [PRELIMINARY_ASSERTION_CHECKS_ADDED][]| Not Started |
Pirmin Vogel4fc23302020-03-13 12:12:15 +0100[diff] [blame]124Testbench | [SIM_TB_ENV_CREATED][] | Not Started |
125Testbench | [SIM_RAL_MODEL_GEN_AUTOMATED][] | Not Started |
126Testbench | [CSR_CHECK_GEN_AUTOMATED][] | Not Started |
Eunchan Kimcce72b62019-10-28 23:23:40 -0700[diff] [blame]127Testbench | [TB_GEN_AUTOMATED][] | Not Started |
Pirmin Vogel4fc23302020-03-13 12:12:15 +0100[diff] [blame]128Tests | [SIM_SANITY_TEST_PASSING][] | Not Started |
129Tests | [SIM_CSR_MEM_TEST_SUITE_PASSING][] | Not Started |
130Tests | [FPV_MAIN_ASSERTIONS_PROVEN][] | Not Started |
131Tool Setup | [SIM_ALT_TOOL_SETUP][] | Not Started |
132Regression | [SIM_SANITY_REGRESSION_SETUP][] | Not Started |
133Regression | [SIM_NIGHTLY_REGRESSION_SETUP][] | Not Started |
134Regression | [FPV_REGRESSION_SETUP][] | Not Started |
135Coverage | [SIM_COVERAGE_MODEL_ADDED][] | Not Started |
Eunchan Kimcce72b62019-10-28 23:23:40 -0700[diff] [blame]136Integration | [PRE_VERIFIED_SUB_MODULES_V1][] | Not Started |
137Review | [DESIGN_SPEC_REVIEWED][] | Not Started |
138Review | [DV_PLAN_TESTPLAN_REVIEWED][] | Not Started |
Pirmin Vogel4fc23302020-03-13 12:12:15 +0100[diff] [blame]139Review | [STD_TEST_CATEGORIES_PLANNED][] | Not Started | Exception (?)
Eunchan Kimcce72b62019-10-28 23:23:40 -0700[diff] [blame]140Review | [V2_CHECKLIST_SCOPED][] | Not Started |
141Review | Reviewer(s) | Not Started |
142Review | Signoff date | Not Started |
143
Scott Johnson8573fa22019-11-01 14:49:56 -0700[diff] [blame]144[DV_PLAN_DRAFT_COMPLETED]: {{<relref "/doc/project/checklist.md#dv-plan-draft-completed" >}}
145[TESTPLAN_COMPLETED]: {{<relref "/doc/project/checklist.md#testplan-completed" >}}
146[TB_TOP_CREATED]: {{<relref "/doc/project/checklist.md#tb-top-created" >}}
147[PRELIMINARY_ASSERTION_CHECKS_ADDED]: {{<relref "/doc/project/checklist.md#preliminary-assertion-checks-added" >}}
Pirmin Vogel4fc23302020-03-13 12:12:15 +0100[diff] [blame]148[SIM_TB_ENV_CREATED]: {{<relref "/doc/project/checklist.md#sim-tb-env-created" >}}
149[SIM_RAL_MODEL_GEN_AUTOMATED]: {{<relref "/doc/project/checklist.md#sim-ral-model-gen-automated" >}}
150[CSR_CHECK_GEN_AUTOMATED]: {{<relref "/doc/project/checklist.md#csr-check-gen-automated" >}}
Scott Johnsonad49bde2019-11-07 05:05:37 -0800[diff] [blame]151[TB_GEN_AUTOMATED]: {{<relref "/doc/project/checklist.md#tb-gen-automated" >}}
Pirmin Vogel4fc23302020-03-13 12:12:15 +0100[diff] [blame]152[SIM_SANITY_TEST_PASSING]: {{<relref "/doc/project/checklist.md#sim-sanity-test-passing" >}}
153[SIM_CSR_MEM_TEST_SUITE_PASSING]: {{<relref "/doc/project/checklist.md#sim-csr-mem-test-suite-passing" >}}
154[FPV_MAIN_ASSERTIONS_PROVEN]: {{<relref "/doc/project/checklist.md#fpv-main-assertions-proven" >}}
155[SIM_ALT_TOOL_SETUP]: {{<relref "/doc/project/checklist.md#sim-alt-tool-setup" >}}
156[SIM_SANITY_REGRESSION_SETUP]: {{<relref "/doc/project/checklist.md#sim-sanity-regression-setup" >}}
157[SIM_NIGHTLY_REGRESSION_SETUP]: {{<relref "/doc/project/checklist.md#sim-nightly-regression-setup" >}}
158[FPV_REGRESSION_SETUP]: {{<relref "/doc/project/checklist.md#fpv-regression-setup" >}}
159[SIM_COVERAGE_MODEL_ADDED]: {{<relref "/doc/project/checklist.md#sim-coverage-model-added" >}}
Scott Johnson8573fa22019-11-01 14:49:56 -0700[diff] [blame]160[PRE_VERIFIED_SUB_MODULES_V1]: {{<relref "/doc/project/checklist.md#pre-verified-sub-modules-v1" >}}
161[DESIGN_SPEC_REVIEWED]: {{<relref "/doc/project/checklist.md#design-spec-reviewed" >}}
162[DV_PLAN_TESTPLAN_REVIEWED]: {{<relref "/doc/project/checklist.md#dv-plan-testplan-reviewed" >}}
163[STD_TEST_CATEGORIES_PLANNED]: {{<relref "/doc/project/checklist.md#std-test-categories-planned" >}}
164[V2_CHECKLIST_SCOPED]: {{<relref "/doc/project/checklist.md#v2-checklist-scoped" >}}
Eunchan Kimcce72b62019-10-28 23:23:40 -0700[diff] [blame]165
Philipp Wagner1d9fc212020-09-17 10:48:36 +0100[diff] [blame]166<%text>### V2</%text>
Eunchan Kimcce72b62019-10-28 23:23:40 -0700[diff] [blame]167
168 Type | Item | Resolution | Note/Collaterals
169--------------|-----------------------------------------|-------------|------------------
Pirmin Vogel4fc23302020-03-13 12:12:15 +0100[diff] [blame]170Documentation | [DESIGN_DELTAS_CAPTURED_V2][] | Not started |
171Documentation | [DV_PLAN_COMPLETED][] | Not started |
172Testbench | [ALL_INTERFACES_EXERCISED][] | Not started |
173Testbench | [ALL_ASSERTION_CHECKS_ADDED][] | Not started |
174Testbench | [SIM_TB_ENV_COMPLETED][] | Not started |
175Tests | [SIM_ALL_TESTS_PASSING][] | Not started |
176Tests | [FPV_ALL_ASSERTIONS_WRITTEN][] | Not started |
177Tests | [FPV_ALL_ASSUMPTIONS_REVIEWED][] | Not started |
178Tests | [SIM_FW_SIMULATED][] | Not started |
179Regression | [SIM_NIGHTLY_REGRESSION_V2][] | Not started |
180Coverage | [SIM_CODE_COVERAGE_V2][] | Not started |
181Coverage | [SIM_FUNCTIONAL_COVERAGE_V2][] | Not started |
182Coverage | [FPV_CODE_COVERAGE_V2][] | Not started |
183Coverage | [FPV_COI_COVERAGE_V2][] | Not started |
184Issues | [NO_HIGH_PRIORITY_ISSUES_PENDING][] | Not started |
185Issues | [ALL_LOW_PRIORITY_ISSUES_ROOT_CAUSED][] | Not started |
186Integration | [PRE_VERIFIED_SUB_MODULES_V2][] | Not started |
187Review | [V3_CHECKLIST_SCOPED][] | Not started |
188Review | Reviewer(s) | Not started |
189Review | Signoff date | Not started |
Eunchan Kimcce72b62019-10-28 23:23:40 -0700[diff] [blame]190
Scott Johnsonad49bde2019-11-07 05:05:37 -0800[diff] [blame]191[DESIGN_DELTAS_CAPTURED_V2]: {{<relref "/doc/project/checklist.md#design-deltas-captured-v2" >}}
192[DV_PLAN_COMPLETED]: {{<relref "/doc/project/checklist.md#dv-plan-completed" >}}
Scott Johnson8573fa22019-11-01 14:49:56 -0700[diff] [blame]193[ALL_INTERFACES_EXERCISED]: {{<relref "/doc/project/checklist.md#all-interfaces-exercised" >}}
194[ALL_ASSERTION_CHECKS_ADDED]: {{<relref "/doc/project/checklist.md#all-assertion-checks-added" >}}
Pirmin Vogel4fc23302020-03-13 12:12:15 +0100[diff] [blame]195[SIM_TB_ENV_COMPLETED]: {{<relref "/doc/project/checklist.md#sim-tb-env-completed" >}}
196[SIM_ALL_TESTS_PASSING]: {{<relref "/doc/project/checklist.md#sim-all-tests-passing" >}}
197[FPV_ALL_ASSERTIONS_WRITTEN]: {{<relref "/doc/project/checklist.md#fpv-all-assertions-written" >}}
198[FPV_ALL_ASSUMPTIONS_REVIEWED]: {{<relref "/doc/project/checklist.md#fpv-all-assumptions-reviewed" >}}
199[SIM_FW_SIMULATED]: {{<relref "/doc/project/checklist.md#sim-fw-simulated" >}}
200[SIM_NIGHTLY_REGRESSION_V2]: {{<relref "/doc/project/checklist.md#sim-nightly-regression-v2" >}}
201[SIM_CODE_COVERAGE_V2]: {{<relref "/doc/project/checklist.md#sim-code-coverage-v2" >}}
202[SIM_FUNCTIONAL_COVERAGE_V2]: {{<relref "/doc/project/checklist.md#sim-functional-coverage-v2" >}}
203[FPV_CODE_COVERAGE_V2]: {{<relref "/doc/project/checklist.md#fpv-code-coverage-v2" >}}
204[FPV_COI_COVERAGE_V2]: {{<relref "/doc/project/checklist.md#fpv-coi-coverage-v2" >}}
Scott Johnson8573fa22019-11-01 14:49:56 -0700[diff] [blame]205[NO_HIGH_PRIORITY_ISSUES_PENDING]: {{<relref "/doc/project/checklist.md#no-high-priority-issues-pending" >}}
206[ALL_LOW_PRIORITY_ISSUES_ROOT_CAUSED]:{{<relref "/doc/project/checklist.md#all-low-priority-issues-root-caused" >}}
207[PRE_VERIFIED_SUB_MODULES_V2]: {{<relref "/doc/project/checklist.md#pre-verified-sub-modules-v2" >}}
208[V3_CHECKLIST_SCOPED]: {{<relref "/doc/project/checklist.md#v3-checklist-scoped" >}}
Eunchan Kimcce72b62019-10-28 23:23:40 -0700[diff] [blame]209
Philipp Wagner1d9fc212020-09-17 10:48:36 +0100[diff] [blame]210<%text>### V3</%text>
Eunchan Kimcce72b62019-10-28 23:23:40 -0700[diff] [blame]211
212 Type | Item | Resolution | Note/Collaterals
213--------------|-----------------------------------|-------------|------------------
Pirmin Vogel4fc23302020-03-13 12:12:15 +0100[diff] [blame]214Documentation | [DESIGN_DELTAS_CAPTURED_V3][] | Not started |
215Testbench | [ALL_TODOS_RESOLVED][] | Not started |
216Tests | [X_PROP_ANALYSIS_COMPLETED][] | Not started |
217Tests | [FPV_ASSERTIONS_PROVEN_AT_V3][] | Not started |
218Regression | [SIM_NIGHTLY_REGRESSION_AT_V3][] | Not started |
219Coverage | [SIM_CODE_COVERAGE_AT_100][] | Not started |
220Coverage | [SIM_FUNCTIONAL_COVERAGE_AT_100][]| Not started |
221Coverage | [FPV_CODE_COVERAGE_AT_100][] | Not started |
222Coverage | [FPV_COI_COVERAGE_AT_100][] | Not started |
223Issues | [NO_ISSUES_PENDING][] | Not started |
224Code Quality | [NO_TOOL_WARNINGS_THROWN][] | Not started |
225Integration | [PRE_VERIFIED_SUB_MODULES_V3][] | Not started |
226Review | Reviewer(s) | Not started |
227Review | Signoff date | Not started |
Eunchan Kimcce72b62019-10-28 23:23:40 -0700[diff] [blame]228
Pirmin Vogel4fc23302020-03-13 12:12:15 +0100[diff] [blame]229[DESIGN_DELTAS_CAPTURED_V3]: {{<relref "/doc/project/checklist.md#design-deltas-captured-v3" >}}
230[ALL_TODOS_RESOLVED]: {{<relref "/doc/project/checklist.md#all-todos-resolved" >}}
231[X_PROP_ANALYSIS_COMPLETED]: {{<relref "/doc/project/checklist.md#x-prop-analysis-completed" >}}
232[FPV_ASSERTIONS_PROVEN_AT_V3]: {{<relref "/doc/project/checklist.md#fpv-assertions-proven-at-v3" >}}
233[SIM_NIGHTLY_REGRESSION_AT_V3]: {{<relref "/doc/project/checklist.md#sim-nightly-regression-at-v3" >}}
234[SIM_CODE_COVERAGE_AT_100]: {{<relref "/doc/project/checklist.md#sim-code-coverage-at-100" >}}
235[SIM_FUNCTIONAL_COVERAGE_AT_100]:{{<relref "/doc/project/checklist.md#sim-functional-coverage-at-100" >}}
236[FPV_CODE_COVERAGE_AT_100]: {{<relref "/doc/project/checklist.md#fpv-code-coverage-at-100" >}}
237[FPV_COI_COVERAGE_AT_100]: {{<relref "/doc/project/checklist.md#fpv-coi-coverage-at-100" >}}
238[NO_ISSUES_PENDING]: {{<relref "/doc/project/checklist.md#no-issues-pending" >}}
239[NO_TOOL_WARNINGS_THROWN]: {{<relref "/doc/project/checklist.md#no-tool-warnings-thrown" >}}
240[PRE_VERIFIED_SUB_MODULES_V3]: {{<relref "/doc/project/checklist.md#pre-verified-sub-modules-v3" >}}