| commit | 96a7ec2581003687d6c08205d0dd24ab5278734f | [log] [tgz] |
|---|---|---|
| author | Srikrishna Iyer <sriyer@google.com> | Tue Dec 01 14:36:34 2020 -0800 |
| committer | Srikrishna Iyer <46467186+sriyerg@users.noreply.github.com> | Fri Dec 04 11:31:06 2020 -0800 |
| tree | 878edf08878125a4b3d2db15874677fc59544078 | |
| parent | 3261d3601c6f76a427e29308a574bb6d574c1a45 [diff] |
[DVSim] Fix how sw_images is treated This change fixes the way sw_images is treated - it can now be set in `build_modes`, `run_modes`, test specifications and 'bare' in the HJson which will get it applied to all tests. Previously, it was not possible to add it to build_modes. Also a bug prevented it from getting appended properly across run_modes and test specifications. Signed-off-by: Srikrishna Iyer <sriyer@google.com>
OpenTitan is an open source silicon Root of Trust (RoT) project. OpenTitan will make the silicon RoT design and implementation more transparent, trustworthy, and secure for enterprises, platform providers, and chip manufacturers. OpenTitan is administered by lowRISC CIC as a collaborative project to produce high quality, open IP for instantiation as a full-featured product. See the OpenTitan site and OpenTitan docs for more information about the project.
This repository contains hardware, software and utilities written as part of the OpenTitan project. It is structured as monolithic repository, or “monorepo”, where all components live in one repository. It exists to enable collaboration across partners participating in the OpenTitan project.
The project contains comprehensive documentation of all IPs and tools. You can access it online at docs.opentitan.org.
Have a look at CONTRIBUTING for guidelines on how to contribute code to this repository.
Unless otherwise noted, everything in this repository is covered by the Apache License, Version 2.0 (see LICENSE for full text).