[pwrmgr] Alter behavior of ast clock enables - instead of changing the clock enable values only in specific states, continuously evaluate the clock enable to ensure that a glitch cannot permanently disable a clock. - this is done by outputting an "active" signal from the appropriate sparse state. Using this signal, the logic then decides whether to evaluate the clock enable on every cycle. So if the clock enable were glitched "off", it would be restored on the next cycle before the clock enable is re-evaluated to be "on". To completely disable a clock when not intended, the state itself must be altered, and that should be significantly more difficult due to the state being sparsely encoded. - This addresses an issue similar to #11156 Signed-off-by: Timothy Chen <timothytim@google.com>

OpenTitan is an open source silicon Root of Trust (RoT) project. OpenTitan will make the silicon RoT design and implementation more transparent, trustworthy, and secure for enterprises, platform providers, and chip manufacturers. OpenTitan is administered by lowRISC CIC as a collaborative project to produce high quality, open IP for instantiation as a full-featured product. See the OpenTitan site and OpenTitan docs for more information about the project.
This repository contains hardware, software and utilities written as part of the OpenTitan project. It is structured as monolithic repository, or “monorepo”, where all components live in one repository. It exists to enable collaboration across partners participating in the OpenTitan project.
The project contains comprehensive documentation of all IPs and tools. You can access it online at docs.opentitan.org.
Have a look at CONTRIBUTING and our documentation on project organization and processes for guidelines on how to contribute code to this repository.
Unless otherwise noted, everything in this repository is covered by the Apache License, Version 2.0 (see LICENSE for full text).