commit | f66f498a5203f2248b18f998b39b5c777833e94c | [log] [tgz] |
---|---|---|
author | Derek Chow <derekjchow@google.com> | Sat Aug 30 17:56:13 2025 -0700 |
committer | Derek Chow <derekjchow@google.com> | Tue Sep 02 16:15:44 2025 -0700 |
tree | 500d60d7fabe94e0fb0bd512e022f5bd54f87c9e | |
parent | 7eb4dec16585041a9e44cef6820d8a8528c34d41 [diff] |
Fault for reduction instructions when vstart != 0. Change-Id: I69c8f28402e760971d23b63776bec3afd68110b7
Kelvin is a RISC-V32IM core with a custom instruction set.
More information on the design can be found in the overview.
Kelvin uses bazel as it's build system. The Verilated simulator for Kelvin can be generated using:
bazel build //tests/verilator_sim:core_sim
The verilog source for the Kelvin core can be generated using:
bazel build //hdl/chisel/src/kelvin:core_cc_library_emit_verilog
Verilog source for the Matcha SoC can be generated using:
bazel clean --expunge # To generate the ToT sha bazel build //hdl/chisel:matcha_kelvin_verilog