commit | 8f96ae746704a417ca2f1313c3963cbd224902f1 | [log] [tgz] |
---|---|---|
author | Derek Chow <derekjchow@google.com> | Wed Sep 03 14:18:13 2025 -0700 |
committer | Derek Chow <derekjchow@google.com> | Thu Sep 04 13:34:01 2025 -0700 |
tree | 0d9010ad76d8fada8bb52b7928abc6fe00916b33 | |
parent | 7e3321729104ffea13f1d8d8b666d5e7ea2174e4 [diff] |
Update rvv_idle signal to include frontend and fix mpause dispatch. Change-Id: I98c613ccf3609cbb4d8dccca7bd2c86a4d85c85f
Kelvin is a RISC-V32IM core with a custom instruction set.
More information on the design can be found in the overview.
Kelvin uses bazel as it's build system. The Verilated simulator for Kelvin can be generated using:
bazel build //tests/verilator_sim:core_sim
The verilog source for the Kelvin core can be generated using:
bazel build //hdl/chisel/src/kelvin:core_cc_library_emit_verilog
Verilog source for the Matcha SoC can be generated using:
bazel clean --expunge # To generate the ToT sha bazel build //hdl/chisel:matcha_kelvin_verilog