commit | 725eb3bc706816b705d64d6fed12e37a409ccbc1 | [log] [tgz] |
---|---|---|
author | David Gao <davidgao@google.com> | Mon Sep 15 17:51:45 2025 +0000 |
committer | David Gao <davidgao@google.com> | Mon Sep 15 19:40:08 2025 +0000 |
tree | 760d3fcd7a924be483aa2686eaef51486d746925 | |
parent | 10dea542b0fd8f13573dede33744c568da473f4d [diff] |
Add VLM/VSM tests This set of tests cover the allowed usage reachable from intrinsics. These only pass after change 74304. Change-Id: I6fbd9ad14e86aeb4827dd4dc57323602b22a815a
Kelvin is a RISC-V32IM core with a custom instruction set.
More information on the design can be found in the overview.
Kelvin uses bazel as it's build system. The Verilated simulator for Kelvin can be generated using:
bazel build //tests/verilator_sim:core_sim
The verilog source for the Kelvin core can be generated using:
bazel build //hdl/chisel/src/kelvin:core_cc_library_emit_verilog
Verilog source for the Matcha SoC can be generated using:
bazel clean --expunge # To generate the ToT sha bazel build //hdl/chisel:matcha_kelvin_verilog