Google Git
Sign in
opensecura / hw / kelvin / 7fc2fcc60908cc8b83546db788df43489e7af83f
commit7fc2fcc60908cc8b83546db788df43489e7af83f[log] [tgz]
authorDerek Chow <derekjchow@google.com>Tue Sep 09 11:04:05 2025 -0700
committerDerek Chow <derekjchow@google.com>Tue Sep 09 17:12:42 2025 -0700
tree27422937d376110b280bebaa9f7bb386486a3569
parent2133ce96fda9c7f7ee33c053a38db4f370f0bf03 [diff]
Add vill bit to config state and trap on bad state.

Change-Id: I09c100b46bcfd64dbf09922efe6ced794ad4fbe9
12 files changed
tree: 27422937d376110b280bebaa9f7bb386486a3569
  1. doc/
  2. examples/
  3. external/
  4. fpga/
  5. hdl/
  6. hw_sim/
  7. kelvin_test_utils/
  8. lib/
  9. platforms/
  10. rules/
  11. tests/
  12. third_party/
  13. toolchain/
  14. utils/
  15. .bazelrc
  16. .bazelversion
  17. .gitignore
  18. CONTRIBUTING.md
  19. LICENSE
  20. PREUPLOAD.cfg
  21. README.md
  22. WORKSPACE
README.md

Kelvin

Kelvin is a RISC-V32IM core with a custom instruction set.

Kelvin block diagram

More information on the design can be found in the overview.

Getting Started

  • If you are hardware engineer looking to integrate Kelvin into your design, check out our integration guide.
  • If you are a software engineer looking to write code for Kelvin, start with this tutorial.

Building

Kelvin uses bazel as it's build system. The Verilated simulator for Kelvin can be generated using:

bazel build //tests/verilator_sim:core_sim

The verilog source for the Kelvin core can be generated using:

bazel build //hdl/chisel/src/kelvin:core_cc_library_emit_verilog

Verilog source for the Matcha SoC can be generated using:

bazel clean --expunge  # To generate the ToT sha
bazel build //hdl/chisel:matcha_kelvin_verilog