commit | 129b346dcaf2741e4d808876aca51db90fd75c95 | [log] [tgz] |
---|---|---|
author | Derek Chow <derekjchow@google.com> | Tue Aug 12 12:57:18 2025 -0700 |
committer | Derek Chow <derekjchow@google.com> | Tue Aug 12 16:28:02 2025 -0700 |
tree | 6e39293675a9af651cc488166e7dce4814919cf9 | |
parent | 98e88c479e8f4f73e4b7e4a41e30b4b7f50c15ff [diff] |
Generic test bench for loads/stores. Change-Id: I1193581f8240826da99592c6193e58ece7edfb04
Kelvin is a RISC-V32IM core with a custom instruction set.
More information on the design can be found in the overview.
Kelvin uses bazel as it's build system. The Verilated simulator for Kelvin can be generated using:
bazel build //tests/verilator_sim:core_sim
The verilog source for the Kelvin core can be generated using:
bazel build //hdl/chisel/src/kelvin:core_cc_library_emit_verilog
Verilog source for the Matcha SoC can be generated using:
bazel clean --expunge # To generate the ToT sha bazel build //hdl/chisel:matcha_kelvin_verilog