blob: 463064525a251eb22cae7dbfec42b20060a62833 [file] [log] [blame] [view]
# SPI Flash
`spiflash` is a tool used to update the firmware stored in OpenTitan's embedded flash.
The tool resets OpenTitan and signals the boot ROM to enter bootstrap mode
before sending the update payload.
Currently, the tool supports both Verilator and FPGA targets.
## Build instructions for spiflash tool
`spiflash` is written in C++14.
Required packages:
```console
$ sudo apt-get install libssl-dev libftdi1-dev
```
Build command for tool:
```console
$ cd ${REPO_TOP}
$ ./meson_init.sh
$ ninja -C build-out sw/host/spiflash/spiflash_export
```
## Setup instructions for Verilator and FPGA
Please refer to [verilator]({{< relref "doc/ug/getting_started_verilator" >}}) and [fpga]({{< relref "doc/ug/getting_started_fpga" >}}) docs for more information.
## Build boot ROM and demo program
Build `boot_rom`:
```console
$ cd ${REPO_TOP}
$ ./meson_init.sh
$ ninja -C build-out sw/device/boot_rom/boot_rom_export_${DEVICE}
```
Build the `hello_world` program:
```console
$ cd ${REPO_TOP}
$ ninja -C build-out sw/device/examples/hello_world/hello_world_export_${DEVICE}
```
Where ${DEVICE} is one of 'sim_verilator' or 'fpga_nexysvideo'
## Run the tool in Verilator
Run Verilator with boot_rom enabled:
```console
$ cd ${REPO_TOP}
$ build/lowrisc_systems_top_earlgrey_verilator_0.1/sim-verilator/Vtop_earlgrey_verilator \
--rominit build-bin/sw/device/boot_rom/boot_rom_sim_verilator.vmem
```
Run spiflash. In this example we use SPI device `/dev/pts/3` as an example.
After the transmission is complete, you should be able to see the hello_world output in the UART console.
```console
$ cd ${REPO_TOP}
$ build-bin/sw/host/spiflash/spiflash \
--input build-bin/sw/device/examples/hello_world/hello_world_sim_verilator.bin \
--verilator /dev/pts/3
```
## Run the tool in FPGA
To run spiflash for an FPGA, the instructions are similar.
There is no requirement to enable the FPGA with ROM.
Note, for FPGA, the tool simply searches for a valid interface to attach.
If there are two FPGAs or multiple valid targets attached at the same time, it is possible for the tool to connect to the incorrect device.
```console
$ cd ${REPO_TOP}
$ build-bin/sw/host/spiflash/spiflash \
--input build-bin/sw/device/examples/hello_world/hello_world_fpga_nexysvideo.bin
```