feat(spid): Increase TPM RDFIFO depth to 16 This commit increases the TPM Read FIFO size to 64 Bytes (16 x 4B). The previous impl of TPM Read FIFO relies on the SW latency. The SW latency should not be long so that SW is able to write the Read data continuously. In order to satisfy the assumption, SW shall turn off interrupts. The requirement above could not comply with SW architecture. So, this commit increases the size for SW to write full 64 B at once. Latter design change will follow. The design change is for HW to send the TPM Read data only when full payload size is ready in the FIFO. Signed-off-by: Eunchan Kim <eunchan@opentitan.org>

OpenTitan is an open source silicon Root of Trust (RoT) project. OpenTitan will make the silicon RoT design and implementation more transparent, trustworthy, and secure for enterprises, platform providers, and chip manufacturers. OpenTitan is administered by lowRISC CIC as a collaborative project to produce high quality, open IP for instantiation as a full-featured product. See the OpenTitan site and OpenTitan docs for more information about the project.
This repository contains hardware, software and utilities written as part of the OpenTitan project. It is structured as monolithic repository, or “monorepo”, where all components live in one repository. It exists to enable collaboration across partners participating in the OpenTitan project.
The project contains comprehensive documentation of all IPs and tools. You can access it online at docs.opentitan.org.
Have a look at CONTRIBUTING and our documentation on project organization and processes for guidelines on how to contribute code to this repository.
Unless otherwise noted, everything in this repository is covered by the Apache License, Version 2.0 (see LICENSE for full text).