| commit | 26ca33e507c7c4c81f1b1c5d6d57191acecf22d3 | [log] [tgz] |
|---|---|---|
| author | Guillermo Maturana <maturana@google.com> | Wed Jun 16 10:23:39 2021 -0700 |
| committer | Srikrishna Iyer <46467186+sriyerg@users.noreply.github.com> | Fri Jun 18 14:00:43 2021 -0700 |
| tree | b8c2d4ba049e45628b2ea859094697b340dd5ec3 | |
| parent | b72ccf0f315b44201343100f741870a3a657856d [diff] |
[dv/clkmgr] Update testplan Update the testplan and DV doc with jitter test. Add extclk sequence description to DV doc. Enhance some test descriptions in testplan. Add planned covergroups in testplan. Removes mention of the interrupt functionality. Add planned SVA assertions for various checks predicated on scanmode being inactive. Signed-off-by: Guillermo Maturana <maturana@google.com>
OpenTitan is an open source silicon Root of Trust (RoT) project. OpenTitan will make the silicon RoT design and implementation more transparent, trustworthy, and secure for enterprises, platform providers, and chip manufacturers. OpenTitan is administered by lowRISC CIC as a collaborative project to produce high quality, open IP for instantiation as a full-featured product. See the OpenTitan site and OpenTitan docs for more information about the project.
This repository contains hardware, software and utilities written as part of the OpenTitan project. It is structured as monolithic repository, or “monorepo”, where all components live in one repository. It exists to enable collaboration across partners participating in the OpenTitan project.
The project contains comprehensive documentation of all IPs and tools. You can access it online at docs.opentitan.org.
Have a look at CONTRIBUTING and our documentation on project organization and processes for guidelines on how to contribute code to this repository.
Unless otherwise noted, everything in this repository is covered by the Apache License, Version 2.0 (see LICENSE for full text).
