Sign in
opensecura
/
3p
/
lowrisc
/
opentitan
/
c26f6dc94de1a1428bf068b532396d7e49b5f8a2
/
.
/
hw
/
ip
/
prim_xilinx
tree: 061f9e1fac02ccaccb2ab5d873fb6c6c544ac7a5
lint/
rtl/
BUILD
prim_xilinx_and2.core
prim_xilinx_buf.core
prim_xilinx_clock_buf.core
prim_xilinx_clock_gating.core
prim_xilinx_clock_mux2.core
prim_xilinx_flop.core
prim_xilinx_flop_en.core
prim_xilinx_pad_attr.core
prim_xilinx_pad_wrapper.core
prim_xilinx_xor2.core