| commit | 9969cbe9c3d0dae73928c1f590d4d2cce589327d | [log] [tgz] |
|---|---|---|
| author | Alexander Williams <awill@opentitan.org> | Tue Mar 07 21:55:10 2023 -0800 |
| committer | Alex Williams <a-will@users.noreply.github.com> | Sat Mar 11 04:55:37 2023 -0800 |
| tree | 1c846ddb52749784bb0150027eb1671f74fa89ba | |
| parent | f28246b7ba7ba50508d724ca781eb184da51c5d0 [diff] |
[test] Add SPI passthrough read test Add test to prepare the downstream SPI flash with test data (via the ujson command processor), then read it out via SPI passthrough. This commit only adds the normal read. Signed-off-by: Alexander Williams <awill@opentitan.org>
OpenTitan is an open source silicon Root of Trust (RoT) project. OpenTitan will make the silicon RoT design and implementation more transparent, trustworthy, and secure for enterprises, platform providers, and chip manufacturers. OpenTitan is administered by lowRISC CIC as a collaborative project to produce high quality, open IP for instantiation as a full-featured product. See the OpenTitan site and OpenTitan docs for more information about the project.
This repository contains hardware, software and utilities written as part of the OpenTitan project. It is structured as monolithic repository, or “monorepo”, where all components live in one repository. It exists to enable collaboration across partners participating in the OpenTitan project.
The project contains comprehensive documentation of all IPs and tools. You can access it online at docs.opentitan.org.
Have a look at CONTRIBUTING and our documentation on project organization and processes for guidelines on how to contribute code to this repository.
Unless otherwise noted, everything in this repository is covered by the Apache License, Version 2.0 (see LICENSE for full text).