| commit | 96b1901ca6068ad373726134834057df62cb9be0 | [log] [tgz] |
|---|---|---|
| author | Srikrishna Iyer <sriyer@google.com> | Fri Aug 05 22:20:04 2022 -0700 |
| committer | Srikrishna Iyer <46467186+sriyerg@users.noreply.github.com> | Tue Aug 09 14:05:23 2022 -0700 |
| tree | 118cba5ef96d9146d79c87797de2acd4786620b8 | |
| parent | e155ad4974adbf3711641f004f7811fd9a7d47ee [diff] |
[chip dv] Add xbar tgl excl cfg to all build modes This commit adds the xbar-autogenerated tgl excl coverage cfg file to all build modes. This is technically not needed if the vdb associated with the primary build mode is supplied first to urg, when merging the coverage db. However, this makes the coverage associated with cover_reg_top only vdb more accurate. This is useful when analyzing coverage data collected only from the non-functional tests. Signed-off-by: Srikrishna Iyer <sriyer@google.com>
OpenTitan is an open source silicon Root of Trust (RoT) project. OpenTitan will make the silicon RoT design and implementation more transparent, trustworthy, and secure for enterprises, platform providers, and chip manufacturers. OpenTitan is administered by lowRISC CIC as a collaborative project to produce high quality, open IP for instantiation as a full-featured product. See the OpenTitan site and OpenTitan docs for more information about the project.
This repository contains hardware, software and utilities written as part of the OpenTitan project. It is structured as monolithic repository, or “monorepo”, where all components live in one repository. It exists to enable collaboration across partners participating in the OpenTitan project.
The project contains comprehensive documentation of all IPs and tools. You can access it online at docs.opentitan.org.
Have a look at CONTRIBUTING and our documentation on project organization and processes for guidelines on how to contribute code to this repository.
Unless otherwise noted, everything in this repository is covered by the Apache License, Version 2.0 (see LICENSE for full text).