| commit | 849fd737322bbcef03562db7249d3bb9fb51a548 | [log] [tgz] |
|---|---|---|
| author | Srikrishna Iyer <sriyer@google.com> | Thu May 20 12:40:58 2021 -0700 |
| committer | Srikrishna Iyer <46467186+sriyerg@users.noreply.github.com> | Fri May 21 10:38:33 2021 -0700 |
| tree | bb045c0830230867652dac9f568faf7f9b6825b4 | |
| parent | 7117c349d5465b5152d3bb774079013924a3e9ba [diff] |
[dvsim] Fix verilator tests on DVSim - For bootrom, use the `.scr.40.vmem` image. - Update / add other test entries - Increase wakeup threshold for pwrmgr test - Add pwrmgr test to DVSim as well as pytest versions of running Verilator sims. - It does not work on Verilator yet due to #6656, so its commented out. Signed-off-by: Srikrishna Iyer <sriyer@google.com>
OpenTitan is an open source silicon Root of Trust (RoT) project. OpenTitan will make the silicon RoT design and implementation more transparent, trustworthy, and secure for enterprises, platform providers, and chip manufacturers. OpenTitan is administered by lowRISC CIC as a collaborative project to produce high quality, open IP for instantiation as a full-featured product. See the OpenTitan site and OpenTitan docs for more information about the project.
This repository contains hardware, software and utilities written as part of the OpenTitan project. It is structured as monolithic repository, or “monorepo”, where all components live in one repository. It exists to enable collaboration across partners participating in the OpenTitan project.
The project contains comprehensive documentation of all IPs and tools. You can access it online at docs.opentitan.org.
Have a look at CONTRIBUTING and our documentation on project organization and processes for guidelines on how to contribute code to this repository.
Unless otherwise noted, everything in this repository is covered by the Apache License, Version 2.0 (see LICENSE for full text).