Google Git
Sign in
opensecura / 3p / lowrisc / opentitan / 7a4dcf67915a729d963b045ecc18ed59ea86f5ef / . / util / topgen / templates
tree: cd5ba32fd4f5f64b4fb44c25b585ab21c0eef6c1 [path history] [tgz]
  1. chip_env_pkg__params.sv.tpl
  2. chiplevel.sv.tpl
  3. clang-format
  4. README.md
  5. tb__alert_handler_connect.sv.tpl
  6. tb__xbar_connect.sv.tpl
  7. toplevel.c.tpl
  8. toplevel.h.tpl
  9. toplevel.sv.tpl
  10. toplevel_memory.h.tpl
  11. toplevel_memory.ld.tpl
  12. toplevel_pkg.sv.tpl
  13. toplevel_rnd_cnst_pkg.sv.tpl
  14. xbar_env_pkg__params.sv.tpl
  15. xbar_tgl_excl.cfg.tpl
util/topgen/templates/README.md

OpenTitan topgen templates

This directory contains templates used by topgen to assembly a chip toplevel.