[tlul] Drop the "quick fail" path from tlul_adapter_sram.sv

Before this change, the adapter responded immediately on the A channel
if the request would cause an internal error (assuming there was space
in the request FIFO). The logic is that there's no need to wait for a
grant from the SRAM side since we're not sending anything to the SRAM
anyway.

This patch removes that logic so now the TL interface is stalled
unconditionally if !gnt_i. This might shorten some timing paths a
bit (since we no longer have the combinatorial path from request to
response, unless there's one on the SRAM side). However, my actual
motivation is to be able to assert things like "if gnt_i is false, the
TL side will stall" without having to add special handling for the
error case.

There will be a small observable slow-down for responses that should
generate an error, but this doesn't seem like a big deal (it's an
error! We probably don't care how quickly it's reported!). Indeed,
making that sort of thing more uniform seems like a more secure
approach anyway since it might eliminate some timing channel.

Signed-off-by: Rupert Swarbrick <rswarbrick@lowrisc.org>
1 file changed
tree: 5b88f3cc07c0be6b384a5c7ee465ef5bdf650087
  1. .github/
  2. ci/
  3. doc/
  4. hw/
  5. site/
  6. sw/
  7. test/
  8. util/
  9. .clang-format
  10. .dockerignore
  11. .flake8
  12. .gitignore
  13. .style.yapf
  14. .svlint.toml
  15. .svls.toml
  16. _index.md
  17. apt-requirements.txt
  18. azure-pipelines.yml
  19. check_tool_requirements.core
  20. CLA
  21. COMMITTERS
  22. CONTRIBUTING.md
  23. LICENSE
  24. meson.build
  25. meson_init.sh
  26. meson_options.txt
  27. python-requirements.txt
  28. README.md
  29. tool_requirements.py
  30. toolchain.txt
  31. topgen-generator.core
  32. topgen-reg-only.core
  33. topgen.core
  34. yum-requirements.txt
README.md

OpenTitan

OpenTitan logo

About the project

OpenTitan is an open source silicon Root of Trust (RoT) project. OpenTitan will make the silicon RoT design and implementation more transparent, trustworthy, and secure for enterprises, platform providers, and chip manufacturers. OpenTitan is administered by lowRISC CIC as a collaborative project to produce high quality, open IP for instantiation as a full-featured product. See the OpenTitan site and OpenTitan docs for more information about the project.

About this repository

This repository contains hardware, software and utilities written as part of the OpenTitan project. It is structured as monolithic repository, or “monorepo”, where all components live in one repository. It exists to enable collaboration across partners participating in the OpenTitan project.

Documentation

The project contains comprehensive documentation of all IPs and tools. You can access it online at docs.opentitan.org.

How to contribute

Have a look at CONTRIBUTING and our documentation on project organization and processes for guidelines on how to contribute code to this repository.

Licensing

Unless otherwise noted, everything in this repository is covered by the Apache License, Version 2.0 (see LICENSE for full text).