[i2c, dv] Add i2c_sanity_vseq for V1
1) i2c_sanity_vseq generates following transaction types
- b2b-read trans without STOP bit at the end (issue repSTART after)
- b2b-read trans with STOP bit at the end (issue START after)
- b2b-write trans without STOP bit at the end (issue repSTART after)
- b2b-write trans with STOP bit at the end (issue START after)
- interleave read and write transactions (randomly change direction)
- support clock streching by device
2) i2c_scoreboard
- verify transaction types (generated by i2c_sanity_vseq)
3) fix monitor_ready_to_end task in i2c_monitor.sv to avoid timeout
TODO: b2b-read chained trans
Signed-off-by: Tung Hoang <tung.hoang.290780@gmail.com>
OpenTitan is an open source silicon Root of Trust (RoT) project. OpenTitan will make the silicon RoT design and implementation more transparent, trustworthy, and secure for enterprises, platform providers, and chip manufacturers. OpenTitan is administered by lowRISC CIC as a collaborative project to produce high quality, open IP for instantiation as a full-featured product. See the OpenTitan site and OpenTitan docs for more information about the project.
This repository contains hardware, software and utilities written as part of the OpenTitan project. It is structured as monolithic repository, or “monorepo”, where all components live in one repository. It exists to enable collaboration across partners participating in the OpenTitan project.
The project contains comprehensive documentation of all IPs and tools. You can access it online at docs.opentitan.org.
Have a look at CONTRIBUTING for guidelines on how to contribute code to this repository.
Unless otherwise noted, everything in this repository is covered by the Apache License, Version 2.0 (see LICENSE for full text).