commit | 127c16d43c69fb9bfb92f5f069e9d682c03bdddf | [log] [tgz] |
---|---|---|
author | Timothy Chen <timothytim@google.com> | Thu Aug 20 15:49:54 2020 -0700 |
committer | tjaychen <timothytim@google.com> | Wed Sep 02 19:07:11 2020 -0700 |
tree | 27369d373f66a9681370a3a6350abc323a63c50f | |
parent | 6b70fd2699a12f85ee80a7e4073d91f7a905b4a8 [diff] |
[verilator] Minor verilator updates to reflect clock division - this change is temporary, need to split into different clocks Signed-off-by: Timothy Chen <timothytim@google.com> [sw] Minor updates to software to pass tests - Increase dif_rv_timer_sanity_test deadline since each tick now counts 4x. Without increasing the deadline, the interrupt fires in the middle of a uart print and the test never completes. Signed-off-by: Timothy Chen <timothytim@google.com> [verilator, sw] update for verilator frequency change Signed-off-by: Timothy Chen <timothytim@google.com>
OpenTitan is an open source silicon Root of Trust (RoT) project. OpenTitan will make the silicon RoT design and implementation more transparent, trustworthy, and secure for enterprises, platform providers, and chip manufacturers. OpenTitan is administered by lowRISC CIC as a collaborative project to produce high quality, open IP for instantiation as a full-featured product. See the OpenTitan site and OpenTitan docs for more information about the project.
This repository contains hardware, software and utilities written as part of the OpenTitan project. It is structured as monolithic repository, or “monorepo”, where all components live in one repository. It exists to enable collaboration across partners participating in the OpenTitan project.
The project contains comprehensive documentation of all IPs and tools. You can access it online at docs.opentitan.org.
Have a look at CONTRIBUTING for guidelines on how to contribute code to this repository.
Unless otherwise noted, everything in this repository is covered by the Apache License, Version 2.0 (see LICENSE for full text).