)]}'
{
  "commit": "aa7a5c5539edd0913ff61e08180ec9cdd373a3ce",
  "tree": "5e11958e83e53ebaeffd5f26761c59199b8151fb",
  "parents": [
    "405954e94ffb73ff11073af03113936e453d4a6d"
  ],
  "author": {
    "name": "Stefan Hall",
    "email": "stefanhall@google.com",
    "time": "Wed Dec 11 18:08:06 2024 -0800"
  },
  "committer": {
    "name": "Stefan Hall",
    "email": "stefanhall@google.com",
    "time": "Fri Jan 17 11:59:15 2025 -0800"
  },
  "message": "Generate Complete Matcha Area rpt with DC using OT dvsim tools\n\nGenerate Complete Matcha Area rpt with DC using OT dvsim tools\n\nScripts were written to be compatible with edacloud environment\n\nThis CL should be considered an intermediate CL to get the flow in a\nstate that is running and is not the final state of files in the syn\nflow and power flow. Consider evaluating the commented code in\nrun-syn.tcl to determine the best path forward for constraining the\ndesign.\n\nFiles below may not be required at this time, but are part of OT syn\nflow and depending on settings used for syn (set in hjson files) they\ncan be required for syn.\n`hw/syn/tools/dc/\u003cfilename\u003e`\n - gtech-constraints.sdc :: gtech appear to be google placeholder libraries and\n   constraints that seem to allow for quick and dirty synthesis. Not a\n   lot of details publicly available but may be something worth looking\n   at at some point. Possibly these are used before a technology is\n   chosen, for easier 1-1 comparison of projects in different\n   technologies, or  or for faster syn.\n - gtech-setup.tcl\n - sweep.tcl     :: Script to do wire-load-model-based sweep syntheses\n - at-plot.py    :: Parse reports from sweep.tcl\n - testsynth.tcl :: Script to do wire-load-model-based test synthesis\n\nChange-Id: I6df1f2fd0433e191a603803dbb1f89f83748b565\n",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "6d0edb49b4d2fddd27057a99a26b635449c2f8b5",
      "new_mode": 33188,
      "new_path": "hw/data/common_project_cfg.hjson"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "d22bf8a60e34604d25f90bf4eb078502af5c8992",
      "new_mode": 33188,
      "new_path": "hw/syn/tools/dc/.gitignore"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "cdfb3596b5caae9406b808ec32c978378109febc",
      "new_mode": 33188,
      "new_path": "hw/syn/tools/dc/internal_build/README.md"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "9e49ad5f457421462f1410a841e64d750e47900e",
      "new_mode": 33261,
      "new_path": "hw/syn/tools/dc/internal_build/prep_matcha_syn_workspace.sh"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "c2cad4871b32b7e421c5c8333f7f443a5eab9ced",
      "new_mode": 33261,
      "new_path": "hw/syn/tools/dc/parse-syn-report.py"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "3dd6e4cc82b709c0ba8d2d308e7adef7b4833388",
      "new_mode": 33188,
      "new_path": "hw/syn/tools/dc/run-syn.tcl"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "2d6092afe72e380f81d073e61aa73c15963ec35c",
      "new_mode": 33261,
      "new_path": "hw/syn/tools/dc/start-dc.sh"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "1f45987ff113a6d2f2d16ac7491a0aa094b6866d",
      "new_mode": 33188,
      "new_path": "hw/syn/tools/dvsim/common_syn_cfg.hjson"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "df76e35e34dd82043b1947b402538b88a9ffdf2e",
      "new_mode": 33188,
      "new_path": "hw/syn/tools/dvsim/dc.hjson"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "9a63228fb4d4b50cc2db41387ed18a68e47ed496",
      "new_mode": 33188,
      "new_path": "hw/syn/tools/dvsim/syn.mk"
    },
    {
      "type": "modify",
      "old_id": "40bd59aa762420762a733ef0595e94536782768a",
      "old_mode": 33188,
      "old_path": "hw/top_matcha/syn/chip_matcha_asic_syn_cfg.hjson",
      "new_id": "7d156d220e91039f663bf9e2d9e6bdadfc7a5f33",
      "new_mode": 33188,
      "new_path": "hw/top_matcha/syn/chip_matcha_asic_syn_cfg.hjson"
    }
  ]
}