)]}'
{
  "id": "270aac56d99f763104171154c4330b5320c57519",
  "repo": "hw/kelvin",
  "revision": "refs/heads/master",
  "path": "hdl/verilog/BUILD"
}