)]}'
{
  "id": "52a3aefffc81e9b13e902f8c819691dd9c80e7c2",
  "repo": "hw/kelvin",
  "revision": "d28bde072267460cc8680bb736b8e625d87eeb7e",
  "path": "hdl/verilog/ClockGate.sv"
}