)]}'
{
  "commit": "c16307dd69e87ee2c6e3179488ff7aee5d1b2c42",
  "tree": "b17380cfa25d46fd0dbeff3b407d9d8046a566ac",
  "parents": [
    "59bb2dda94bb558c3636f6e2a5a4e88af2403554"
  ],
  "author": {
    "name": "Alex Van Damme",
    "email": "atv@google.com",
    "time": "Mon Aug 04 13:44:21 2025 -0700"
  },
  "committer": {
    "name": "Alex Van Damme",
    "email": "atv@google.com",
    "time": "Thu Aug 07 10:43:31 2025 -0700"
  },
  "message": "feat(fpga): Add Kelvin SoC top-level and build infrastructure\n\nChange-Id: I93885002bc8675f17f62d75440fa39ece7ddc3e0\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "36a1e8d75fa8f28a77cb245cf94c1146e9a98fc2",
      "old_mode": 33188,
      "old_path": "fpga/BUILD",
      "new_id": "f221189d0e8806292aac74620907be3a475391e8",
      "new_mode": 33188,
      "new_path": "fpga/BUILD"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "912ddafb0081c98ed649d9227cf4bfe7d7c8f4c6",
      "new_mode": 33188,
      "new_path": "fpga/chip_nexus.core"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "0971b5ad5a7490fb0293167e565504f7163e9ead",
      "new_mode": 33188,
      "new_path": "fpga/chip_verilator.core"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "3db97b42395fd3bcd8bf12fa274a04f670512937",
      "new_mode": 33188,
      "new_path": "fpga/kelvin_soc.core"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "937c9827bd585df30571c87e6115a367401d21d8",
      "new_mode": 33188,
      "new_path": "fpga/kelvin_soc_pkg.core"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "3e1d3526f399f5f6fa6e27bb969a5def1b830e1b",
      "new_mode": 33188,
      "new_path": "fpga/main.cc"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "1f881acef50e758fb774d2549c12fdbf98e8356d",
      "new_mode": 33188,
      "new_path": "fpga/pins.xdc"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "20179ab47c6e1f1247d1a92d51901b0dd3d473aa",
      "new_mode": 33188,
      "new_path": "fpga/post_process_xbar.py"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "26f22491d0524ffd7490bd968aa9a77486489095",
      "new_mode": 33188,
      "new_path": "fpga/racl_pkg.core"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "d78f918baa5ba58e71ef6db14395289dbc7dc15b",
      "new_mode": 33188,
      "new_path": "fpga/rtl/BUILD"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "30f8dff55bec9731144eb66c817c0ee24488b70d",
      "new_mode": 33188,
      "new_path": "fpga/rtl/chip_nexus.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "b94ffcb2b8dc0b2cf52867db0865034907d4a3d5",
      "new_mode": 33188,
      "new_path": "fpga/rtl/chip_verilator.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "55339efc5207defbd7fedbeaf965c52575d5a20c",
      "new_mode": 33188,
      "new_path": "fpga/rtl/clkgen_wrapper.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "98172658b232f201dc541e59b31b4b07f5705e22",
      "new_mode": 33188,
      "new_path": "fpga/rtl/clkgen_xilultrascaleplus.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "1c23def12d7de97c7262937769bc4402031a0356",
      "new_mode": 33188,
      "new_path": "fpga/rtl/kelvin_soc.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "25013ab4d709d2dfc4d7a568201824ce275d12d1",
      "new_mode": 33188,
      "new_path": "fpga/rtl/top_pkg.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "50a0f10a552723b2fc28b2789ce9636b3078cae2",
      "new_mode": 33188,
      "new_path": "fpga/rtl/top_racl_pkg.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "df307ad1ad4e0ae175716eb806ddc4c1940a5e2c",
      "new_mode": 33188,
      "new_path": "fpga/rules.bzl"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "dbfe24766518d2310a59eaff64ab3c2ab450cb32",
      "new_mode": 33188,
      "new_path": "fpga/sw/.gitignore"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "fb2c2dd60eb23c34655fda3cc1d9a4117d036e55",
      "new_mode": 33188,
      "new_path": "fpga/sw/add_uint32_m1.cc"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "1c2bfe84e7aea41b3c0041d6169888895fddda0f",
      "new_mode": 33188,
      "new_path": "fpga/sw/ibex_boot_rom.S"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "95ab2327db0d327dd3eab466e7f3a1eba4aef9bf",
      "new_mode": 33188,
      "new_path": "fpga/sw/ibex_boot_rom.ld"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "3ff561f503fa23288708fbfebc82c035a744db54",
      "new_mode": 33188,
      "new_path": "fpga/sw/main.cc"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "82f5a8342bb143fd480c53dc944b61c4e361e5b2",
      "new_mode": 33188,
      "new_path": "fpga/tl_config.hjson"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "28182d2ab553ad2613ad03e34a8794cd0ded849e",
      "new_mode": 33188,
      "new_path": "fpga/vivado_setup_hooks.tcl"
    }
  ]
}