)]}'
{
  "id": "ec5705b123fd256a655f1edd4816994f0a198384",
  "entries": [
    {
      "mode": 33188,
      "type": "blob",
      "id": "2ab35bef7273b2bebfefd26fab25ae3dca7dde3d",
      "name": "0001-Add-BUILD.bazel.patch"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "3d104a1967cda887495d0cba2082930ef306dc30",
      "name": "0002-Modify-TLUL-and-SRAM-adapter-for-ChAI.patch"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "a68a3e7a6d84a5c94cb1399c2f511d4354307d47",
      "name": "0003-Modify-UART-for-ChAI.patch"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "57fe7c762291ec6df3e243bcb73ef1e94030bb1b",
      "name": "BUILD"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "5b8b32af0ddd3b09b176d8e0d3fd0553cef90eae",
      "name": "README.md"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "df6aa7a771c3eb74d5eb683184167d8c9a0dfcfd",
      "name": "prim_clock_gating.sv"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "2f8f540bfdd6a7da4f824f698520812bdd4aca34",
      "name": "prim_generic_clock_gating.sv"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "e04de03fa3a513a7a83fc4b6e3eab419d52c2edf",
      "name": "prim_xilinx_clock_gating.sv"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "0af4c75ac7943f829134c5fc0c694cf451e93d78",
      "name": "top_pkg.sv"
    }
  ]
}