)]}'
{
  "id": "52a3aefffc81e9b13e902f8c819691dd9c80e7c2",
  "repo": "hw/kelvin",
  "revision": "a6c5d7fad5ef95bfbaeee72d69d2eed6c7297fed",
  "path": "hdl/verilog/ClockGate.sv"
}