)]}'
{
  "id": "52a3aefffc81e9b13e902f8c819691dd9c80e7c2",
  "repo": "hw/kelvin",
  "revision": "813d03e1c896c4c6c44a9eda9e25e7686d0b4e85",
  "path": "hdl/verilog/ClockGate.sv"
}