)]}'
{
  "commit": "59bb2dda94bb558c3636f6e2a5a4e88af2403554",
  "tree": "21fde34535faf7490b7192fe042226c97a8a1e92",
  "parents": [
    "a9d0294073a83fec97fae4992cd231c1cdde6dd8"
  ],
  "author": {
    "name": "Alex Van Damme",
    "email": "atv@google.com",
    "time": "Mon Aug 04 13:44:14 2025 -0700"
  },
  "committer": {
    "name": "Alex Van Damme",
    "email": "atv@google.com",
    "time": "Wed Aug 06 16:55:45 2025 -0700"
  },
  "message": "feat(fpga): Add supporting IPs for Kelvin SoC\n\nChange-Id: I127d67f8c0e87d13972c7b804ba8db8dc4ffc202\n",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "d78f918baa5ba58e71ef6db14395289dbc7dc15b",
      "new_mode": 33188,
      "new_path": "fpga/ip/kelvin_tlul/BUILD"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "37336d3b4cd6a5357f8347750707203a321d9172",
      "new_mode": 33188,
      "new_path": "fpga/ip/kelvin_tlul/kelvin_tlul.core"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "9239448a10712a26f62001cd9c9ba12068c9dadd",
      "new_mode": 33188,
      "new_path": "fpga/ip/kelvin_tlul/kelvin_tlul_pkg_128.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "5a989db13b6ab1398f841aefde6513fe80c7d9d3",
      "new_mode": 33188,
      "new_path": "fpga/ip/kelvin_tlul/kelvin_tlul_pkg_32.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "22894bb13a5c16beca1206c92faca932d7e98fcd",
      "new_mode": 33188,
      "new_path": "fpga/ip/kelvin_tlul/tlul_fifo_async_128.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "af404f1f3d20a807ab448e0563a076fe1ec8255a",
      "new_mode": 33188,
      "new_path": "fpga/ip/kelvin_tlul/tlul_fifo_sync_128.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "2b333f00a32fb8df19252d4d1b58e62652bcf9c9",
      "new_mode": 33188,
      "new_path": "fpga/ip/kelvin_tlul/tlul_socket_1n_128.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "cded907588d96e2eee287b154f9fb311322e3f2c",
      "new_mode": 33188,
      "new_path": "fpga/ip/kelvin_tlul/tlul_socket_m1_128.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e8edeb8ef89dca6abd1332d8c7342d04c332acd3",
      "new_mode": 33188,
      "new_path": "fpga/ip/rvv_core_mini_tlul/BUILD"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "0b58a3458445fc00b52df8c9b833472d6b835e86",
      "new_mode": 33188,
      "new_path": "fpga/ip/rvv_core_mini_tlul/rvv_core_mini_tlul.core"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "b48b9399221639c8905211fc207a14aeb1f5fe1b",
      "new_mode": 33188,
      "new_path": "fpga/ip/rvv_core_mini_tlul/rvv_core_mini_tlul.core.tpl"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "d78f918baa5ba58e71ef6db14395289dbc7dc15b",
      "new_mode": 33188,
      "new_path": "fpga/ip/sram/BUILD"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "6cc1e3fc38132ebc48e8145a86ff6f7f493d7a32",
      "new_mode": 33188,
      "new_path": "fpga/ip/sram/Sram.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "0efd821fe662476ffeb322118d3d7ba3eddeb61f",
      "new_mode": 33188,
      "new_path": "fpga/ip/sram/sram.core"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "d78f918baa5ba58e71ef6db14395289dbc7dc15b",
      "new_mode": 33188,
      "new_path": "fpga/ip/tlul_width_bridge/BUILD"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "5cc620393cb6070e5b67427b7f273ac089ab5173",
      "new_mode": 33188,
      "new_path": "fpga/ip/tlul_width_bridge/tlul_device_downsizer.core"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "524fb6b98ef091fd97855f990e9a57f72f962764",
      "new_mode": 33188,
      "new_path": "fpga/ip/tlul_width_bridge/tlul_device_downsizer.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "3c2511251b3a78d720f68e13235fe2bc3983c47f",
      "new_mode": 33188,
      "new_path": "fpga/ip/tlul_width_bridge/tlul_host_upsizer.core"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "6958dfd37c59eb29720aa539f8e25500d413dddb",
      "new_mode": 33188,
      "new_path": "fpga/ip/tlul_width_bridge/tlul_host_upsizer.sv"
    }
  ]
}