)]}'
{
  "commit": "4782b765cbd4a159b3791b2fca67243e1d47f9c3",
  "tree": "48769ed4790e6f6150b990501be247ac08a8f711",
  "parents": [
    "97b73bfa8229815735763bc6335181a8c732ffc8"
  ],
  "author": {
    "name": "Alex Van Damme",
    "email": "atv@google.com",
    "time": "Mon Aug 04 14:54:34 2025 -0700"
  },
  "committer": {
    "name": "Alex Van Damme",
    "email": "atv@google.com",
    "time": "Wed Aug 06 16:54:35 2025 -0700"
  },
  "message": "feat(hdl): Add Chisel TL-UL \u003c-\u003e AXI bridges and CoreTlul\n\nChange-Id: I2ffc39a7d559eb64074c214c18e5f46e30f84aa1\n",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "f0a8e57f957ecf1908affb50618c6a92f6a0e0c6",
      "new_mode": 33188,
      "new_path": "hdl/chisel/src/bus/Axi2TLUL.scala"
    },
    {
      "type": "modify",
      "old_id": "cbc3eff1376d50a1dd7e69e0b95c64d209b30622",
      "old_mode": 33188,
      "old_path": "hdl/chisel/src/bus/BUILD",
      "new_id": "9a6f1e3a0d2763dc3f3883b93e89d6d67cd64745",
      "new_mode": 33188,
      "new_path": "hdl/chisel/src/bus/BUILD"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "4bfb5b78971bcf6b2c2ffae95f3a31582fd7a7b0",
      "new_mode": 33188,
      "new_path": "hdl/chisel/src/bus/TLUL2Axi.scala"
    },
    {
      "type": "modify",
      "old_id": "8570ab12d2b08bda985dec62fcd1065044e96fdc",
      "old_mode": 33188,
      "old_path": "hdl/chisel/src/bus/TileLinkUL.scala",
      "new_id": "aaaab697add5f385b9e5dde9ec91d4f43b791236",
      "new_mode": 33188,
      "new_path": "hdl/chisel/src/bus/TileLinkUL.scala"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e6b721c3d4ab23ee1f6a99889a4124e84b35079d",
      "new_mode": 33188,
      "new_path": "hdl/chisel/src/bus/axi2tlul_cocotb_test.py"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e50b25b143725e6b9cbd80d7e7abab8f7edddaab",
      "new_mode": 33188,
      "new_path": "hdl/chisel/src/bus/tlul2axi_cocotb_test.py"
    },
    {
      "type": "modify",
      "old_id": "27fec09e6910346f5cd313cea159457594ae05e3",
      "old_mode": 33188,
      "old_path": "hdl/chisel/src/chai/ChAI.scala",
      "new_id": "aed720ad73a8a1f20d27a6b12817426f92d920b2",
      "new_mode": 33188,
      "new_path": "hdl/chisel/src/chai/ChAI.scala"
    },
    {
      "type": "modify",
      "old_id": "db2dcdf2d82d6718c84d79c2caa7895792271e0f",
      "old_mode": 33188,
      "old_path": "hdl/chisel/src/chai/TlulAdapterSram.scala",
      "new_id": "ac204c4c894b01337611782af680bd2507055422",
      "new_mode": 33188,
      "new_path": "hdl/chisel/src/chai/TlulAdapterSram.scala"
    },
    {
      "type": "modify",
      "old_id": "2e65da938b9521356c5ec74601f3ff52afb67b7b",
      "old_mode": 33188,
      "old_path": "hdl/chisel/src/chai/Uart.scala",
      "new_id": "e81cd94526ebd638a0901f8edd46aa1588c11f63",
      "new_mode": 33188,
      "new_path": "hdl/chisel/src/chai/Uart.scala"
    },
    {
      "type": "modify",
      "old_id": "e8ad752f59dffa3efe51e05f5a51c9eb8a2b9537",
      "old_mode": 33188,
      "old_path": "hdl/chisel/src/kelvin/BUILD",
      "new_id": "51ee1e7ed148fb3ae98a603e3188ab7808fb87f4",
      "new_mode": 33188,
      "new_path": "hdl/chisel/src/kelvin/BUILD"
    },
    {
      "type": "modify",
      "old_id": "45b5766f334751f15869dd688e288513af11b53d",
      "old_mode": 33188,
      "old_path": "hdl/chisel/src/kelvin/Core.scala",
      "new_id": "9410810097bcac6082f32d712a2562ccb8632cf7",
      "new_mode": 33188,
      "new_path": "hdl/chisel/src/kelvin/Core.scala"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "7c41c55970def87f6e09e3540a5ec2ecd1661656",
      "new_mode": 33188,
      "new_path": "hdl/chisel/src/kelvin/CoreTlul.scala"
    },
    {
      "type": "modify",
      "old_id": "e1a295cd6a6e243168f68288ceeb6f5458e99f01",
      "old_mode": 33188,
      "old_path": "hdl/verilog/TlulAdapterSram.sv",
      "new_id": "7d07623fa0da13fc6a5e9a43f176d0b6eb09a2d7",
      "new_mode": 33188,
      "new_path": "hdl/verilog/TlulAdapterSram.sv"
    },
    {
      "type": "modify",
      "old_id": "b00a4b435e4608a30279bc2c88d4475f800a0698",
      "old_mode": 33188,
      "old_path": "hdl/verilog/Uart.sv",
      "new_id": "56f1784fd7fc3d00fdd9b8034f4f6ac08c00c448",
      "new_mode": 33188,
      "new_path": "hdl/verilog/Uart.sv"
    }
  ]
}