)]}'
{
  "commit": "152a99c1dbcb728abba81ca9c994e02998e0a6b4",
  "tree": "e019719f7f9b14627e375835a2f7aafaf2b7f6dc",
  "parents": [
    "f4ca25810ddedb342d0d2d109187e414f58e3a7f"
  ],
  "author": {
    "name": "Alex Van Damme",
    "email": "atv@google.com",
    "time": "Mon Jan 29 14:46:55 2024 -0800"
  },
  "committer": {
    "name": "Alex Van Damme",
    "email": "atv@google.com",
    "time": "Tue Feb 20 16:32:25 2024 -0800"
  },
  "message": "[ChAI] Initial commit\n\n- ChAI is a \"Standalone Kelvin\" system\n- It contains a Kelvin core, a UART, and a 4MB SRAM, tied together via a\n  TL-UL crossbar.\n\nChange-Id: I278e721831eef2a452d050c2973d6a7ec9bf69a7\n",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "b4e1c48bb8eaa662eed413c0162189195d8c08a6",
      "new_mode": 33188,
      "new_path": "hdl/chisel/src/chai/BUILD"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "97ce8965faa0df43488febb7e7edaaf141b08ef3",
      "new_mode": 33188,
      "new_path": "hdl/chisel/src/chai/ChAI.scala"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "c8573c20d81a9875d6e5c1e93780c9d2a5ff443a",
      "new_mode": 33188,
      "new_path": "hdl/chisel/src/chai/KelvinToTlul.scala"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "345db11bffeef8ad14f4c19127af579a22f67371",
      "new_mode": 33188,
      "new_path": "hdl/chisel/src/chai/TlulAdapterSram.scala"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "4fa30905388cb609a6cae6bead9ce310962c9594",
      "new_mode": 33188,
      "new_path": "hdl/chisel/src/chai/Uart.scala"
    },
    {
      "type": "modify",
      "old_id": "b206de7a346dc3e45a9c03c4cf5b70ed0be80994",
      "old_mode": 33188,
      "old_path": "hdl/chisel/src/kelvin/BUILD",
      "new_id": "76d2cda29c663840869f99b0d645308036785fe7",
      "new_mode": 33188,
      "new_path": "hdl/chisel/src/kelvin/BUILD"
    },
    {
      "type": "modify",
      "old_id": "bb8a1497e05b0053a883510d395e65ae8b4ed68e",
      "old_mode": 33188,
      "old_path": "hdl/chisel/src/kelvin/Parameters.scala",
      "new_id": "7c4b98338b980d222cd07f973cc00553dfe457d1",
      "new_mode": 33188,
      "new_path": "hdl/chisel/src/kelvin/Parameters.scala"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "155fa3d63dc662597b26074baedd6b18c495516a",
      "new_mode": 33188,
      "new_path": "hdl/chisel/src/kelvin/TileLinkUL.scala"
    },
    {
      "type": "modify",
      "old_id": "520693b6d1877f55d0afb8de4de5919276cbb82e",
      "old_mode": 33188,
      "old_path": "hdl/chisel/src/kelvin/scalar/Lsu.scala",
      "new_id": "60aa158eb98e168821ad07c429b2a21c68a77870",
      "new_mode": 33188,
      "new_path": "hdl/chisel/src/kelvin/scalar/Lsu.scala"
    },
    {
      "type": "modify",
      "old_id": "31efda23d28ada837e0e20f0640b8d165b716af8",
      "old_mode": 33188,
      "old_path": "hdl/chisel/src/matcha/Kelvin.scala",
      "new_id": "b8ed6cfaa66f351b12925046dd3f7ab7d588c800",
      "new_mode": 33188,
      "new_path": "hdl/chisel/src/matcha/Kelvin.scala"
    },
    {
      "type": "modify",
      "old_id": "63f492525242553804e0cfaab0275ef24c45dd5c",
      "old_mode": 33188,
      "old_path": "hdl/verilog/BUILD",
      "new_id": "440262aee2f2a11a7821653c5265ba785c9bad51",
      "new_mode": 33188,
      "new_path": "hdl/verilog/BUILD"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e1a295cd6a6e243168f68288ceeb6f5458e99f01",
      "new_mode": 33188,
      "new_path": "hdl/verilog/TlulAdapterSram.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "b00a4b435e4608a30279bc2c88d4475f800a0698",
      "new_mode": 33188,
      "new_path": "hdl/verilog/Uart.sv"
    },
    {
      "type": "modify",
      "old_id": "e57dc73efd779aa5bca673c63fe925d6a852f3be",
      "old_mode": 33188,
      "old_path": "rules/repos.bzl",
      "new_id": "6a70d754a2f070a8eea69bd5d51619912d288092",
      "new_mode": 33188,
      "new_path": "rules/repos.bzl"
    },
    {
      "type": "modify",
      "old_id": "c00bad374ffab3206c7a7159b243d9c6ff633f7d",
      "old_mode": 33188,
      "old_path": "rules/verilator.bzl",
      "new_id": "2f8fdd9b838d3e544b3b4bbf692a20f5b09f3bd8",
      "new_mode": 33188,
      "new_path": "rules/verilator.bzl"
    },
    {
      "type": "modify",
      "old_id": "681096fde93c78cef8710ebce1a830c83a095e59",
      "old_mode": 33188,
      "old_path": "tests/verilator_sim/BUILD",
      "new_id": "10c126ee4db2ff65deb4086587041cd8f7e7889a",
      "new_mode": 33188,
      "new_path": "tests/verilator_sim/BUILD"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e69de29bb2d1d6434b8b29ae775ad8c2e48c5391",
      "new_mode": 33188,
      "new_path": "tests/verilator_sim/chai/chai_if.h"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "74fa133d5695087eb1460de92a35d7b698dfe2d9",
      "new_mode": 33188,
      "new_path": "tests/verilator_sim/chai/chai_tb.cc"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "3d104a1967cda887495d0cba2082930ef306dc30",
      "new_mode": 33188,
      "new_path": "third_party/ip/lowrisc/0002-Modify-TLUL-and-SRAM-adapter-for-ChAI.patch"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "a68a3e7a6d84a5c94cb1399c2f511d4354307d47",
      "new_mode": 33188,
      "new_path": "third_party/ip/lowrisc/0003-Modify-UART-for-ChAI.patch"
    },
    {
      "type": "modify",
      "old_id": "8eb12414dcd055cd6ebbb0147f27872e67683aab",
      "old_mode": 33188,
      "old_path": "third_party/ip/lowrisc/BUILD",
      "new_id": "0a97a9c3ac03c1e59469511f6b948820a54177f7",
      "new_mode": 33188,
      "new_path": "third_party/ip/lowrisc/BUILD"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "0af4c75ac7943f829134c5fc0c694cf451e93d78",
      "new_mode": 33188,
      "new_path": "third_party/ip/lowrisc/top_pkg.sv"
    }
  ]
}