commit | 96bfbdb907d77a6f4494bc4e28014f2d43486954 | [log] [tgz] |
---|---|---|
author | Steven Toribio <34755817+turbotoribio@users.noreply.github.com> | Fri Oct 20 16:09:21 2023 -0700 |
committer | GitHub <noreply@github.com> | Fri Oct 20 23:09:21 2023 +0000 |
tree | 8d4cdf2846ae32327039df08ef2ceba016b70d07 | |
parent | 005e2feecad075fae839b53d5874ca4833c0bbdf [diff] |
`Layer by Layer TFLM vs TfLite python debug tool` (#2284) - Introduces a tool that simplifies debugging by doing automatic layer by layer comparison between TFLM and TfLite and allowing for TFLM comparison between x86 reference implementations and optimized implementations. BUG=[b/288141725](https://b.corp.google.com/issues/288141725)
TensorFlow Lite for Microcontrollers is a port of TensorFlow Lite designed to run machine learning models on DSPs, microcontrollers and other devices with limited memory.
Additional Links:
Build Type | Status |
---|---|
CI (Linux) | |
Code Sync |
This table captures platforms that TFLM has been ported to. Please see New Platform Support for additional documentation.
Platform | Status |
---|---|
Arduino | |
Coral Dev Board Micro | TFLM + EdgeTPU Examples for Coral Dev Board Micro |
Espressif Systems Dev Boards | |
Renesas Boards | TFLM Examples for Renesas Boards |
Silicon Labs Dev Kits | TFLM Examples for Silicon Labs Dev Kits |
Sparkfun Edge | |
Texas Instruments Dev Boards |
This is a list of targets that have optimized kernel implementations and/or run the TFLM unit tests using software emulation or instruction set simulators.
Build Type | Status |
---|---|
Cortex-M | |
Hexagon | |
RISC-V | |
Xtensa | |
Generate Integration Test |
See our contribution documentation.
A Github issue should be the primary method of getting in touch with the TensorFlow Lite Micro (TFLM) team.
The following resources may also be useful:
SIG Micro email group and monthly meetings.
SIG Micro gitter chat room.
For questions that are not specific to TFLM, please consult the broader TensorFlow project, e.g.: