commit | 31196328df3c111d95c5e06bcc1caa4aa6d748e6 | [log] [tgz] |
---|---|---|
author | RJ Ascani <rjascani@google.com> | Thu Feb 22 13:08:41 2024 -0800 |
committer | GitHub <noreply@github.com> | Thu Feb 22 13:08:41 2024 -0800 |
tree | 344c8428e3e7a816fa6c95b437684a1e58f9839a | |
parent | ab767105ff698c20908e7a9471fa8c93db3803bb [diff] |
Add workflow_call to cortex_m.yml (#2466) This is to allow the cortex m workflow to be called from other workflows. BUG=cleanup
TensorFlow Lite for Microcontrollers is a port of TensorFlow Lite designed to run machine learning models on DSPs, microcontrollers and other devices with limited memory.
Additional Links:
Build Type | Status |
---|---|
CI (Linux) | |
Code Sync |
This table captures platforms that TFLM has been ported to. Please see New Platform Support for additional documentation.
Platform | Status |
---|---|
Arduino | |
Coral Dev Board Micro | TFLM + EdgeTPU Examples for Coral Dev Board Micro |
Espressif Systems Dev Boards | |
Renesas Boards | TFLM Examples for Renesas Boards |
Silicon Labs Dev Kits | TFLM Examples for Silicon Labs Dev Kits |
Sparkfun Edge | |
Texas Instruments Dev Boards |
This is a list of targets that have optimized kernel implementations and/or run the TFLM unit tests using software emulation or instruction set simulators.
Build Type | Status |
---|---|
Cortex-M | |
Hexagon | |
RISC-V | |
Xtensa | |
Generate Integration Test |
See our contribution documentation.
A Github issue should be the primary method of getting in touch with the TensorFlow Lite Micro (TFLM) team.
The following resources may also be useful:
SIG Micro email group and monthly meetings.
SIG Micro gitter chat room.
For questions that are not specific to TFLM, please consult the broader TensorFlow project, e.g.: