blob: 5f6660a5755660ce7e9783f9d27c42bc3cfaf6bf [file] [log] [blame] [view] [edit]
<!--
Copyright 2017, Data61, CSIRO (ABN 41 687 119 230)
SPDX-License-Identifier: CC-BY-SA-4.0
-->
This application tests that we can have multiple dataports within a single
component that map to the same underlying physical memory.