)]}'
{
  "commit": "f9f4c9dbb4c17c766e8b83ee75cb05798ba6e808",
  "tree": "a7f12cfd0e181c60daae3930d6b615fb061469c1",
  "parents": [
    "adb29863b97067b1303714c920d0dcdf58e47135"
  ],
  "author": {
    "name": "Ege Beysel",
    "email": "beysel@roofline.ai",
    "time": "Tue Jul 21 16:00:42 2026 +0200"
  },
  "committer": {
    "name": "GitHub",
    "email": "noreply@github.com",
    "time": "Tue Jul 21 16:00:42 2026 +0200"
  },
  "message": "[Codegen][LLVMCPU] fix tile size selection for consumer unpack ops (#24709)\n\nIn the case of consumer pack operations, e.g. `mmt4d -\u003e unpack`\ndispatches, the tile sizes set for the unpack operation did not reflect\nunpacked destination dimension, but rather the outer source dimensions.\nThis PR fixes that. Correct tile sizes are necessary for vectorization\nand tile size alignment hints in case of scalable vectors.\n\nAlso, refactors the `(undo)scaleAndPermutateTilingForPack/UnpackOp`\nhelpers were a bit confusing, I switched `scaling` and `undoScaling` and\nintroduced a new helper method for code-sharing.\n\n---------\n\nSigned-off-by: Ege Beysel \u003cbeyselege@gmail.com\u003e",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "c590d8f64255ef4227c549fb8b7d410f97da70bb",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/KernelDispatch.cpp",
      "new_id": "ede755952532a497dd627441bbcc2d3ce0f3dc2e",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/KernelDispatch.cpp"
    },
    {
      "type": "modify",
      "old_id": "7f79c40e775e0ac7dd02971b2e96cd87d3c55b7c",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/select_aarch64_sve_lowering_strategy.mlir",
      "new_id": "9a00d514c4c87347a9bf18d836f5eee8d6fe9f00",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/select_aarch64_sve_lowering_strategy.mlir"
    },
    {
      "type": "modify",
      "old_id": "a551c3c5f209af07dbf3800ca33564559558bce3",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/select_x86_64_lowering_strategy.mlir",
      "new_id": "331707435281add2974b52240ddc9b72f36872f8",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/select_x86_64_lowering_strategy.mlir"
    }
  ]
}