)]}'
{
  "commit": "e41e71c522e5bfdeb0220a2c24d34c4a70dee44f",
  "tree": "54e936096f9f9c77d55918da299c12e02d3feae3",
  "parents": [
    "fe571e4d5efde141ec437cb4699307df67a38b9c"
  ],
  "author": {
    "name": "Han-Chung Wang",
    "email": "hanhan0912@gmail.com",
    "time": "Mon Jun 24 15:01:14 2024 -0700"
  },
  "committer": {
    "name": "GitHub",
    "email": "noreply@github.com",
    "time": "Mon Jun 24 15:01:14 2024 -0700"
  },
  "message": "[CPU] Limit the use of [8, 32, 16] gemm vector sizes to CPUs w/ avx512f feature (#17727)\n\nThe tile sizes were tuned for targets that have avx512f features. The\r\nrevision update the default vector sizes to [1, 1, vector_size] for\r\ntargets w/o avx512f feature, which avoids large vector sizes.\r\n\r\nFixes https://github.com/iree-org/iree/issues/17683\r\n\r\n---------\r\n\r\nSigned-off-by: hanhanW \u003chanhan0912@gmail.com\u003e",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "9ce86e9a553d713e73a75225454b5821fbf3a2bd",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/KernelDispatch.cpp",
      "new_id": "c485b7f99f18b623bc7d5b2b6de94db553cd944a",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/KernelDispatch.cpp"
    },
    {
      "type": "modify",
      "old_id": "06883c2afbd62500c049a0013a179d0a069a5e5e",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/pipeline_tests.mlir",
      "new_id": "3f3ea8499cd5059a1a02b090b900c8c824f0e0be",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/pipeline_tests.mlir"
    },
    {
      "type": "modify",
      "old_id": "834647e3dd9eb0554fd1c576e32765ab3ac74bae",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/select_lowering_strategy_without_distribution.mlir",
      "new_id": "f978d3332f5006dd8e725ba7ae484e4f0b210c18",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/select_lowering_strategy_without_distribution.mlir"
    },
    {
      "type": "modify",
      "old_id": "43b3ddb9971d6d596fc04ff7b166ba9a40eef8aa",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/select_x86_64_lowering_strategy.mlir",
      "new_id": "53e33f973db70d5f04beec28328d2659c28793a7",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/select_x86_64_lowering_strategy.mlir"
    }
  ]
}