)]}'
{
  "commit": "d4216bb1a4e5d62ccf97c62b7e589b6b1306ade7",
  "tree": "c7a34ee108bd33f19cf90d15f42ecb44f08128e1",
  "parents": [
    "de381bdda5bbcfdd3e0897b2c30b9e781c4d3846"
  ],
  "author": {
    "name": "Benoit Jacob",
    "email": "jacob.benoit.1@gmail.com",
    "time": "Mon Jan 26 14:06:05 2026 -0500"
  },
  "committer": {
    "name": "GitHub",
    "email": "noreply@github.com",
    "time": "Mon Jan 26 14:06:05 2026 -0500"
  },
  "message": "New distribution tile heuristic for CPU data-tiled matmuls, take two. (#23272)\n\nThis is an attempt to re-land PR #23197 after it was reverted due to\nIssue #23253. Refer to these links for the data and rationale behind\nthese changes. The changes are contained in the second commit in this PR\nand explained in\nhttps://github.com/iree-org/iree/issues/23253#issuecomment-3791358797.\nThe sdxl_clip benchmark is happy now.\n\nFixes #23253.\n\n---------\n\nSigned-off-by: Benoit Jacob \u003cjacob.benoit.1@gmail.com\u003e",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "7379b19c1d0504439da0773046a08541ad6efdac",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/KernelDispatch.cpp",
      "new_id": "63380ac38f16d8d3bbdf10232067a75d7cd4cae4",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/KernelDispatch.cpp"
    },
    {
      "type": "modify",
      "old_id": "3d7099a5ad84149e14f8999b58f26fce53439ea4",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/pipeline_tests.mlir",
      "new_id": "ff087e2fdcf8bae846ead4ca0311b46b4bef9851",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/pipeline_tests.mlir"
    },
    {
      "type": "modify",
      "old_id": "2fe27882203ba4bc9bc6b98985c373f382756c94",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/select_aarch64_sve_lowering_strategy.mlir",
      "new_id": "b9d9c627f6bcc72f1a8d8ad1d416935e07c20d64",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/select_aarch64_sve_lowering_strategy.mlir"
    }
  ]
}