)]}'
{
  "commit": "cf9453f236135f92b6d4bcc72e0058ad06b80487",
  "tree": "61be996a9896e0d3292d1d995eddd1ff257d692d",
  "parents": [
    "b9a8b77dc5c115f871eba1f61b514b6518a08d8b"
  ],
  "author": {
    "name": "Ege Beysel",
    "email": "beysel@roofline.ai",
    "time": "Fri Aug 14 12:09:26 2026 +0200"
  },
  "committer": {
    "name": "GitHub",
    "email": "noreply@github.com",
    "time": "Fri Aug 14 12:09:26 2026 +0200"
  },
  "message": "[LLVMCPU] add inner-tile-alignment hint attribute (#24806)\n\nIntroduce the representation for per-tiling-level inner-tile alignment\nhints\nas introduced in llvm/llvm-project#204007:\n\n\t#iree_cpu.inner_tile_alignments\u003clevel \u003d [Unknown|Multiple|Equal, ...]\u003e\n\nThese will only be set on pack and unpack operations with scalable inner\ntile sizes, and will not be for other operations that do not need them.\n\nAssisted-by: Claude Code\n\n---\n\n\u003csub\u003eStack created with \u003ca\nhref\u003d\"https://github.com/github/gh-stack\"\u003eGitHub Stacks CLI\u003c/a\u003e • \u003ca\nhref\u003d\"https://gh.io/stacks-feedback\"\u003eGive Feedback 💬\u003c/a\u003e\u003c/sub\u003e\n\nSigned-off-by: Ege Beysel \u003cbeyselege@gmail.com\u003e",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "8ef21153443ce75c065fd76fbad0710deedbd8d1",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/Dialect/CPU/IR/BUILD.bazel",
      "new_id": "ac9b6721861a82671bb124ae1592cf0323476952",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/Dialect/CPU/IR/BUILD.bazel"
    },
    {
      "type": "modify",
      "old_id": "6ff98357f6527f5946a653b1f005a327a2153c6f",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/Dialect/CPU/IR/CMakeLists.txt",
      "new_id": "ea6059eef27de23bbf65e537195a0b2b7ccecceb",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/Dialect/CPU/IR/CMakeLists.txt"
    },
    {
      "type": "modify",
      "old_id": "8997f88491a809c57bf8faffa107412319a30642",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/Dialect/CPU/IR/IREECPUAttrs.cpp",
      "new_id": "ed1d263a95d6e78ac15506cbe1b0bcf1b22a2487",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/Dialect/CPU/IR/IREECPUAttrs.cpp"
    },
    {
      "type": "modify",
      "old_id": "9629fd8ca82c5c6c425988dbe929b07d9098cf9e",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/Dialect/CPU/IR/IREECPUAttrs.td",
      "new_id": "5fcfe91bfbbf222e6c36b5646b9ba8d02eb69210",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/Dialect/CPU/IR/IREECPUAttrs.td"
    },
    {
      "type": "modify",
      "old_id": "05e198023190a91f8e695ecfcac1f671d1064fd1",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/Dialect/CPU/IR/test/invalid.mlir",
      "new_id": "0a6b31f43308ea5d3af6ec87958c355fa960db20",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/Dialect/CPU/IR/test/invalid.mlir"
    },
    {
      "type": "modify",
      "old_id": "29d2d446c1458b8d399fc2081a1742fec7f74ec6",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/Dialect/CPU/IR/test/roundtrip.mlir",
      "new_id": "5a2845a3bf64d24a363d5d300a9fd30afebf302c",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/Dialect/CPU/IR/test/roundtrip.mlir"
    }
  ]
}