)]}'
{
  "commit": "adb29863b97067b1303714c920d0dcdf58e47135",
  "tree": "b5ab5b48e48f929436ac456d6c15b8352f8938a0",
  "parents": [
    "d02dcc6092e29cc607e350c25f9cb1e5b2eb7ea7"
  ],
  "author": {
    "name": "Ege Beysel",
    "email": "beysel@roofline.ai",
    "time": "Tue Jul 21 16:00:13 2026 +0200"
  },
  "committer": {
    "name": "GitHub",
    "email": "noreply@github.com",
    "time": "Tue Jul 21 16:00:13 2026 +0200"
  },
  "message": "[DT][CPU]: scalable tile size selection for RVV (#24601)\n\nEnables scalable tile size selection and propagation for RVV - as it is\nalready done for SVE.\n\nIn the SVE tests, there are more edge-cases with scalable tile sizes and\nthe behavior here is analogous to what we expect in RVV.\n\nSigned-off-by: Ege Beysel \u003cbeyselege@gmail.com\u003e",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "600ade9e31e792963d34b80b950cf4e32ef2d8a9",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/KernelDispatch.cpp",
      "new_id": "c590d8f64255ef4227c549fb8b7d410f97da70bb",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/KernelDispatch.cpp"
    },
    {
      "type": "modify",
      "old_id": "d39c820a43cf1b0b7ed92bb76ffba49e4eec1158",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/BUILD.bazel",
      "new_id": "7bbe65692fc1d0b85d322f0cda65b07fef957f0d",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/BUILD.bazel"
    },
    {
      "type": "modify",
      "old_id": "abc526f2d48a0be8ad82ca0bb8e622d84ff28d09",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/CMakeLists.txt",
      "new_id": "25afeb85afc6a9a52166c85233c19192fee161b4",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/CMakeLists.txt"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "0d5af1591094d488a833f904d0ca15d2adc92509",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/select_riscv_v_lowering_strategy.mlir"
    }
  ]
}