)]}'
{
  "commit": "aa538ffdcaa1bbd6b13c7464a39c018bcdd499bc",
  "tree": "b1b8df704b5ee06a26603058f4a22979b381ccda",
  "parents": [
    "51cab31caabf2512cb1c25400a084713e713ae22"
  ],
  "author": {
    "name": "Diego Caballero",
    "email": "diegocaballero@google.com",
    "time": "Fri Sep 16 11:59:47 2022 -0700"
  },
  "committer": {
    "name": "GitHub",
    "email": "noreply@github.com",
    "time": "Fri Sep 16 18:59:47 2022 +0000"
  },
  "message": "[RISCV] Limit max unroll factor to 8 by default (#10436)\n\nWe have been trying to selectively limit unrolling on RISC-V for those\r\ncases that lead to register spilling. Unfortunately, it\u0027s becoming a\r\nnever-ending problem so this PR is limiting unrolling to 8 by default on\r\nRISC-V while keeping unrolling of transpose operations disabled. That\r\nseems to get rid of register spilling altogether. This sets a good\r\nstarting point for further unrolling tuning.",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "bed380f79f06ac679861134e0aed1fc9a0a33afb",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/KernelDispatch.cpp",
      "new_id": "c7b5af5cc6e856bf20ac2be176b5ad02ab240cf4",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/KernelDispatch.cpp"
    },
    {
      "type": "modify",
      "old_id": "75f840f5c30eaccc0f01427c43ccbe8eb49e9a4e",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/TargetMLTransformInfo.cpp",
      "new_id": "bf26b161a6158014d6e9dde2310ef3619caa289d",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/TargetMLTransformInfo.cpp"
    },
    {
      "type": "modify",
      "old_id": "cd1d4502533b961bb69ec79fb3f34aa627070f70",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/TargetMLTransformInfo.h",
      "new_id": "bbdf4d3f93fae2b2f5715863112e4ff75aff9419",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/TargetMLTransformInfo.h"
    }
  ]
}
