)]}'
{
  "commit": "a2ea8b9c0e931fa09e460eb85b02e5e7e4908080",
  "tree": "26c559728b88d2a2bc52420bdc318704aacd46ae",
  "parents": [
    "0c61f779bf9e56938a66625d214ab36fb85f684c"
  ],
  "author": {
    "name": "Kunwar Grover",
    "email": "groverkss@gmail.com",
    "time": "Thu Feb 15 23:51:57 2024 +0530"
  },
  "committer": {
    "name": "GitHub",
    "email": "noreply@github.com",
    "time": "Thu Feb 15 18:21:57 2024 +0000"
  },
  "message": "[VectorDistribution] Infer operand transpose for vector.contract distribution (#16414)\n\nThis patch also adds documentation on MFMA instruction layouts and a\r\ntest for MTM contract type.",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "c6ea79b01cd64e9a2cc2f6b8041f54367bcb60ff",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMGPU/Utils/AMDGPUDistributionPatterns.cpp",
      "new_id": "ec219501e7c6da96831e68777daf5a12c9c42dbe",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMGPU/Utils/AMDGPUDistributionPatterns.cpp"
    },
    {
      "type": "modify",
      "old_id": "03f4011a2b047cb78b6c2a3825c337a47215b14a",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMGPU/test/amdgpu_contraction_distribution.mlir",
      "new_id": "c77ca89f9988ecba378f431f06d50a0fca8b8212",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMGPU/test/amdgpu_contraction_distribution.mlir"
    }
  ]
}