)]}'
{
  "commit": "9ea0f2f2ed2c922b1df32a856ed9ca037b086657",
  "tree": "2a65644e51a23f177c5e080694db6ee9fe880dfd",
  "parents": [
    "624f6da9498ce3d96c1326e67d5ba09c27706466"
  ],
  "author": {
    "name": "Ege Beysel",
    "email": "beysel@roofline.ai",
    "time": "Wed Oct 21 10:32:39 2026 +0200"
  },
  "committer": {
    "name": "GitHub",
    "email": "noreply@github.com",
    "time": "Wed Oct 21 10:32:39 2026 +0200"
  },
  "message": "[LLVMCPU] Align scalable distribution tiles to base * vscaleMax (#24849)\n\nDistribution tiles for scalable pack/unpack inner dims are aligned to\nthe largest possible inner tile (`base * vscaleMax`) to ensure\ncorrectness and enable efficient tiling.\n\nAssisted-by: Claude Code\n\n---\n\n\u003csub\u003eStack created with \u003ca\nhref\u003d\"https://github.com/github/gh-stack\"\u003eGitHub Stacks CLI\u003c/a\u003e • \u003ca\nhref\u003d\"https://gh.io/stacks-feedback\"\u003eGive Feedback 💬\u003c/a\u003e\u003c/sub\u003e\n\n---------\n\nSigned-off-by: Ege Beysel \u003cbeyselege@gmail.com\u003e",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "a1896ecf0b150354b6b09b39b3e0b7e734b0a897",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/KernelDispatch.cpp",
      "new_id": "2248a21d6be6b74863a06d6cb2e38cd8999d7946",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/KernelDispatch.cpp"
    },
    {
      "type": "modify",
      "old_id": "27fd101aace6e59f4f69d82c143eea959f759d87",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/select_aarch64_sve_lowering_strategy.mlir",
      "new_id": "c22c451d709821665a89345272caf831e0ce0e59",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/select_aarch64_sve_lowering_strategy.mlir"
    },
    {
      "type": "modify",
      "old_id": "1abfc936b601cc2c0a4ba7a1c520aec8f042296f",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/select_riscv_v_lowering_strategy.mlir",
      "new_id": "c5ff593630884b9f909288941fda7d939e3b4031",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/select_riscv_v_lowering_strategy.mlir"
    }
  ]
}