)]}'
{
  "commit": "8a1d78bacd0d192d109f7b2a23578a792358423f",
  "tree": "8c41fc4930de6b3c49353a098145f7449f6136a6",
  "parents": [
    "551cd54462aef333ae1b950f9eeec5a36a632304"
  ],
  "author": {
    "name": "Benjamin Maxwell",
    "email": "benjamin.maxwell@arm.com",
    "time": "Fri Aug 16 08:27:37 2024 +0100"
  },
  "committer": {
    "name": "GitHub",
    "email": "noreply@github.com",
    "time": "Fri Aug 16 08:27:37 2024 +0100"
  },
  "message": "[Codegen][CPU] Enable scalable transfer lowerings (#18170)\n\nThis enables a general scalable lowering for `transfer_write(transpose)`\r\nwhen ArmSME is _not_ available. The ArmSME dialect already had its own\r\n(more specific) lowerings for cases like this, which is why these\r\nlowerings are disabled when SME is available.\r\n\r\nDepends on: https://github.com/llvm/llvm-project/pull/101353\r\n\r\n---------\r\n\r\nSigned-off-by: Benjamin Maxwell \u003cbenjamin.maxwell@arm.com\u003e",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "766a7e20631066fe9711aee131ea1badd5f18738",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/LLVMCPULowerExecutableTarget.cpp",
      "new_id": "3ebacb4cb5c745061122dba9dfaa4c0038c06354",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/LLVMCPULowerExecutableTarget.cpp"
    },
    {
      "type": "modify",
      "old_id": "cd02cf39c66ba08de621544274798879e600243d",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/LLVMCPUVectorTransferLowering.cpp",
      "new_id": "56f2a5c290677c83fe38fdeaa193adde57b01710",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/LLVMCPUVectorTransferLowering.cpp"
    },
    {
      "type": "modify",
      "old_id": "70cbe0d237cb6591dd57505e3147a0f7ef221f52",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/Passes.cpp",
      "new_id": "27edf00e2b4d0c0ba76e6ec53966914435a2a765",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/Passes.cpp"
    },
    {
      "type": "modify",
      "old_id": "a8cb91a7608edcebf1364cb32f6c11023e29d81e",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/Passes.h",
      "new_id": "42d4035260db784281350e47917fff3a24490e1c",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/Passes.h"
    },
    {
      "type": "modify",
      "old_id": "81dbdcf9778c94fe0fbffe752e59f075f92a2c9b",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/Passes.td",
      "new_id": "dce56665e2559a915f1d552d93f6541d364c5910",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/Passes.td"
    },
    {
      "type": "modify",
      "old_id": "6f2d6fbd07fb9393e6fd9b74edf88de0f3273fc5",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/vector_lowering.mlir",
      "new_id": "71adee33b89011bf86e08d02b8144d99b3541592",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/vector_lowering.mlir"
    }
  ]
}