)]}'
{
  "commit": "7de28e34a7ea86d4ef2a4b195020e22cf3dd2ca6",
  "tree": "b76152884da8f1f3b08323de77ed74c09d40fd00",
  "parents": [
    "09a66123ad844877fc1392c4a584b9f9661dd270"
  ],
  "author": {
    "name": "Lei Zhang",
    "email": "antiagainst@google.com",
    "time": "Mon Nov 28 10:14:49 2022 -0800"
  },
  "committer": {
    "name": "GitHub",
    "email": "noreply@github.com",
    "time": "Mon Nov 28 10:14:49 2022 -0800"
  },
  "message": "[spirv] Allow per-vendor cooperative matrix tiling controls (#11306)\n\nThis commit changes to pass in from vendor files parameters for\r\ncontrolling cooperative matrix tiling configuration. This allows\r\ndifferent default parameters among different vendors.\r\n\r\nAlong the way, increased the subgroup tile sizes for AMD.",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "3b499655a946f31a0bfc76cd6ae2a9b1dba39487",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/SPIRV/AMDConfig.cpp",
      "new_id": "5a1328b191a3fe9dac764c98753abd2c5a7d4099",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/SPIRV/AMDConfig.cpp"
    },
    {
      "type": "modify",
      "old_id": "2575a57fd4e7a93ed0cf114ef381fe9dd3fbb073",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/SPIRV/KernelConfig.cpp",
      "new_id": "caf4495e493e698df24611c3240821b9bcfe29ab",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/SPIRV/KernelConfig.cpp"
    },
    {
      "type": "modify",
      "old_id": "d13987dbc0f96de4ab08d1b7cb66005190ffea01",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/SPIRV/KernelConfig.h",
      "new_id": "2fa1016aa3114e416a70492e07e2023884e29a0f",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/SPIRV/KernelConfig.h"
    },
    {
      "type": "modify",
      "old_id": "7310c4fd4379720d3bf0a97988b885bcb9a11f2b",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/SPIRV/NVIDIAConfig.cpp",
      "new_id": "39eb3ee5578ddf5ac222aaf50339996c27809ee4",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/SPIRV/NVIDIAConfig.cpp"
    },
    {
      "type": "modify",
      "old_id": "1ed1a63e142740bc196faaf4176eb6d4f89f78ed",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/SPIRV/test/config_amd_matmul_cooperative_ops.mlir",
      "new_id": "04da9fd028236727097bb4108691c7b72b47bf6d",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/SPIRV/test/config_amd_matmul_cooperative_ops.mlir"
    },
    {
      "type": "modify",
      "old_id": "0658f255a32ffc6b65550d79af8f122059d59762",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/SPIRV/test/pipeline_matmul_cooperative_ops.mlir",
      "new_id": "71ad0c40c6bc6e4457c5df35d17d251b2aab4e13",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/SPIRV/test/pipeline_matmul_cooperative_ops.mlir"
    }
  ]
}