)]}'
{
  "commit": "78d7b1efaf4718ef680f6c8e0e49f0fc4fbaa938",
  "tree": "632e8a242c6850324eeea46d2448a031edcd50c0",
  "parents": [
    "15008e0e2f9532ef5b8ad3dd1a2d34afefa7d245"
  ],
  "author": {
    "name": "Benoit Jacob",
    "email": "jacob.benoit.1@gmail.com",
    "time": "Tue Apr 14 13:55:13 2026 -0400"
  },
  "committer": {
    "name": "GitHub",
    "email": "noreply@github.com",
    "time": "Tue Apr 14 13:55:13 2026 -0400"
  },
  "message": "[CPU] Fix tile sizes based on number of threads. (#24108)\n\nThe requested number of threads T was effectively used as a divisor for\nthe tile size along each dimension separately. This effectively resulted\nin targeting T^N threads, where N is the number of tile dimensions.\n\nThis PR it to instead be a divisor on the overall number of elements.\n\n\n[Benchmark](https://docs.google.com/spreadsheets/d/1q0pY8uAI4ApGSUndJYAdSq7CKGRzTJgaWlEzMkvSL9A/edit?usp\u003dsharing)\n(3 PRs together: #24107, #24108, #24109) showing no regression across\nmany matmul shapes and slight improvement to scaling SDXL-clip to many\nthreads.\n\nThe point is not the tiny perf improvement per se, but ensuring that\nexisting parameters have the intended semantics.\n\nMade-with: Cursor\n\nSigned-off-by: Benoit Jacob \u003cjacob.benoit.1@gmail.com\u003e",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "bf927ccc3113e91fe504b7ddec1a78db322bfe1d",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/KernelDispatch.cpp",
      "new_id": "c918d2ac7a69796b12e1591624e94851f33e866f",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/KernelDispatch.cpp"
    },
    {
      "type": "modify",
      "old_id": "cdbbbd36ef74b83f12741b37828497a84e7b7f18",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/select_aarch64_lowering_strategy.mlir",
      "new_id": "53a60a097a371155e43a1290dde466b990d1d988",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/select_aarch64_lowering_strategy.mlir"
    },
    {
      "type": "modify",
      "old_id": "138184b439b34581da1e2ffd706646d646ef2fb7",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/select_aarch64_sme_lowering_strategy.mlir",
      "new_id": "9b20c0ec5530866ba26eefe6a048e57b41340bf9",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/select_aarch64_sme_lowering_strategy.mlir"
    },
    {
      "type": "modify",
      "old_id": "e42e15ffefd809b1f45d7ad84cb2862ed72e56b1",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/select_aarch64_sve_lowering_strategy.mlir",
      "new_id": "b5d9cf8328bee4356b884358a9e68b770ce51fc3",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/select_aarch64_sve_lowering_strategy.mlir"
    },
    {
      "type": "modify",
      "old_id": "f9aa283060dd0d71e19f1c045aefda9160b7f2ad",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/select_riscv_lowering_strategy.mlir",
      "new_id": "1654c3b93bd50dd0ce8ebf63b41749c1cb96268b",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/select_riscv_lowering_strategy.mlir"
    },
    {
      "type": "modify",
      "old_id": "67dc26996597963edb9ceca1cb65263045840cf1",
      "old_mode": 33188,
      "old_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/select_x86_64_lowering_strategy.mlir",
      "new_id": "9ff82ece7b5e294cf0d22aaeb1c9a4b7fd76218d",
      "new_mode": 33188,
      "new_path": "compiler/src/iree/compiler/Codegen/LLVMCPU/test/select_x86_64_lowering_strategy.mlir"
    }
  ]
}