)]}'
{
  "commit": "6f61506384bfc6176d0143b512229662645a54c0",
  "tree": "938ab7805bf85151fbda0c63148123e0921be630",
  "parents": [
    "5cd678d13b5b33625c238a0998eea4c10eac13bf"
  ],
  "author": {
    "name": "Thomas",
    "email": "thomasraoux@google.com",
    "time": "Tue Sep 28 17:03:58 2021 -0700"
  },
  "committer": {
    "name": "GitHub",
    "email": "noreply@github.com",
    "time": "Tue Sep 28 17:03:58 2021 -0700"
  },
  "message": "[CUDA] Refactor op configuration (#7199)\n\nRecommit revert changes.\r\n\r\nDon\u0027t set thread level tile size in configuration but calculate it based\r\non workloadPerWorkgroup size and workgroup size. This makes it simpler\r\nto pick a configuration.\r\n\r\nExplicitly disable second level of tiling for FFT op as it is currently\r\nnot supported.",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "d0e796a4e1c621c10642dfb0c1f78672008895a3",
      "old_mode": 33188,
      "old_path": "iree/compiler/Codegen/LLVMGPU/KernelConfig.cpp",
      "new_id": "e839d2a471c2c04bfd1eb20c0fc3deb01e209097",
      "new_mode": 33188,
      "new_path": "iree/compiler/Codegen/LLVMGPU/KernelConfig.cpp"
    },
    {
      "type": "modify",
      "old_id": "3945bc3f3bc9e0e6591863a7757145bb248e6c21",
      "old_mode": 33188,
      "old_path": "iree/compiler/Codegen/LLVMGPU/LLVMGPUTileAndDistribute.cpp",
      "new_id": "165d7111422b295ba6c9a86a60abba46bf261590",
      "new_mode": 33188,
      "new_path": "iree/compiler/Codegen/LLVMGPU/LLVMGPUTileAndDistribute.cpp"
    },
    {
      "type": "modify",
      "old_id": "b24f3ff2eb6c797451b6ffe72035f9ab60f140a5",
      "old_mode": 33188,
      "old_path": "iree/compiler/Codegen/LLVMGPU/test/distribute_to_thread.mlir",
      "new_id": "03cc0c587a38cccdcd6f53af25fd536588fa7a83",
      "new_mode": 33188,
      "new_path": "iree/compiler/Codegen/LLVMGPU/test/distribute_to_thread.mlir"
    },
    {
      "type": "modify",
      "old_id": "07cd2470992398b68a6683cad2a5c62d84559793",
      "old_mode": 33188,
      "old_path": "iree/compiler/Codegen/LLVMGPU/test/gpu_set_num_workgroups.mlir",
      "new_id": "d72539c934ad68c82e285878b0543cd3e95d2357",
      "new_mode": 33188,
      "new_path": "iree/compiler/Codegen/LLVMGPU/test/gpu_set_num_workgroups.mlir"
    }
  ]
}